Synthesis of Synchronous Programs to Parallel Software Architectures by Baudisch, Daniel
Synthesis of
Synchronous Programs to
Parallel Software
Architectures
vom Fachbereich Informatik der
Technischen Universität Kaiserslautern
zur Verleihung des akademischen Grades
Doktor der Ingenieurwissenschaften (Dr.-Ing.)
genehmigte Dissertation
von
Daniel Baudisch
Datum der wissenschaftlichen Aussprache: 8. November 2013
Vorsitzender der Promotionskommission: Prof. Dr. Arnd Poetzsch-Heﬀter
Berichterstatter: Prof. Dr. Klaus Schneider
Prof. Dr. Peter Marwedel
Dekan: Prof. Dr. Arnd Poetzsch-Heﬀter
D 386
ii
iii
Danksagung
An dieser Stelle möchte ich mich bei denjenigen bedanken, die mir bei der Erstellung dieser
Arbeit geholfen haben.
Dazu zählt in erster Linie mein Betreuer Prof. Dr. Klaus Schneider, der mir die
Möglichkeit gab, diese Arbeit zu erstellen. Seine stetige Unterstützung, konstruktiven Kri-
tiken und Anregungen, sowie die hilfreichen Diskussionen waren für mich unabdingbar und
hilfreich während der Erstellung dieser Arbeit. Durch ihn konnte ich an nationalen und
internationalen Konferenzen und Workshops teilnehmen, um dort mit anderen Forschern
auf dem Gebiet des parallelen Rechnens über Ideen zu diskutieren und Gedanken auszu-
tauschen. Des Weiteren möchte ich mich bei Prof. Dr. Peter Marwedel für die Zweitko-
rrektur bedanken. Ich möchte mich ebenfalls bei der DFG bedanken, die mir durch die
ﬁnanzielle Unterstützung die Verwirklichung dieser Arbeit ermöglicht hat.
Ebenso möchte ich mich bei allen Kollegen bedanken, die mir während meiner Zeit an
der Universität zu Seite standen: Tobias Schüle, der mir noch während meines Studiums die
ersten Einsichten in das wissenschaftliche Arbeiten gegeben hat. Jens Brandt, der jederzeit
mit Rat und Tat zur Seite stand und mir mit seinem Wissen einen leichten Einstieg in die
Promotion ermöglicht hat. Bai Yu möchte ich für das Korrekturlesen und für seine Tipps
zur Verbesserung der Verständlichkeit dieser Arbeit danken. Selbstverständlich bedanke
ich mich auch bei allen anderen Kolleginnen und Kollegen für die tolle Zusammenarbeit
und die sehr angenehme Arbeitsatmosphäre.
Zuletzt gilt ein besonderer Dank meinen Eltern, meiner Schwester und meiner Freundin
Jacqueline, die mir immer zur Seite standen. Deren Unterstützung hat es mir erst möglich
gemacht, die Zeit und Kraft aufzubringen, die für diese Arbeit notwendig waren.
iv
vZusammenfassung
Diese Arbeit behandelt die vollautomatische Übersetzung von synchronen Programmen in
parallele Software für verschiedene Architekturen, genauer gesagt für Systeme mit gemein-
sam genutztem Speicher und Systeme mit verteiltem Speicher. Dabei nutzen wir Eigen-
schaften des synchronen Berechnungsmodells (englisch: model of computation (MoC)) zur
Reduzierung von Kommunikation und Out-of-Order Ausführung und Datenspekulation zur
Erhöhung von Parallelität und zum dynamischen Ausgleich der Rechenauslast.
Die manuelle Programmierung paralleler Systeme erfordert von Entwicklern die Par-
titionierung eines Systems in Teilprozesse und das Hinzufügen von Synchronisation und
Kommunikation. Der modellbasierte Ansatz der Entwicklung abstrahiert von Details der
Zielarchitektur und erlaubt späte Entscheidungen über die Zielarchitektur. Das synchrone
MoC unterstützt diesen Ansatz indem es von der Zeit abstrahiert und implizite Paral-
lelität und Synchronisation erlaubt. Existierende Kompilierungsverfahren übersetzen syn-
chrone Programme in synchrone bedingte Aktionen (englisch: synchronous guarded actions
(SGAs))  ein Zwischenformat dass von semantischen Problemen der synchronen Sprachen
abstrahiert. Compiler für SGAs analysieren Kausalitätsprobleme und stellen logische Kor-
rektheit und die Abwesenheit von Schizophrenieproblemen sicher. SGAs bieten daher einen
einfachen und allgemeinen Startpunkt und behalten das synchrone MoC bei. Das unmit-
telbare Feedback im synchronen MoC macht die Übersetzung dieser Systeme in parallele
Software nicht-trivial. Andere MoCs wie die Datenﬂuss-Netzwerke (englisch: data-ﬂow
processing networks (DPNs)) passen dagegen direkt mit parallelen Architekturen zusam-
men. Wir übersetzen die SGAs in DPNs, welche ein geläuﬁges Modell zur Erstellung
paralleler Software darstellen. Die rein datengesteuerte Ausführung von DPNs benötigt
keine globale Koordinierung, so dass DPNs einfach in parallele Software für Architekturen
mit verteiltem Speicher übersetzt werden können. Die Erzeugung von parallelem Code
aus DPNs fordert Compiler mit zwei Problemen heraus: Um ein paralleles System perfekt
auszunutzen muss die Kommunikation und Synchronisation gering und die Auslastung
der Recheneinheiten gleichmäßig sein. Die Vielfalt an Hardwarearchitekturen und dyna-
mische Ausführungstechniken in deren Recheneinheiten macht eine statisch ausbalancierte
verteilte Ausführung unmöglich.
Das synchrone MoC spiegelt sich in denen von uns generierten DPNs wieder und er-
laubt aufgrund bestimmter Eigenschaften Optimierungen bezüglich der zuvor genannten
Probleme. Wir wenden eine allgemeine Kommunikationreduzierung und Out-of-Order Aus-
führung aus dem Hardware Design an, um die Rechenauslast dynamisch auszugleichen.
vi
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Abstract
This thesis provides a fully automatic translation from synchronous programs to parallel
software for diﬀerent architectures, in particular, shared memory processing (SMP) and
distributed memory systems. Thereby, we exploit characteristics of the synchronous model
of computation (MoC) to reduce communication and to improve available parallelism and
load-balancing by out-of-order (OOO) execution and data speculation.
Manual programming of parallel software requires the developers to partition a system
into tasks and to add synchronization and communication. The model-based approach of
development abstracts from details of the target architecture and allows to make decisions
about the target architecture as late as possible. The synchronous MoC supports this
approach by abstracting from time and providing implicit parallelism and synchronization.
Existing compilation techniques translate synchronous programs into synchronous guarded
actions (SGAs) which are an intermediate format abstracting from semantic problems in
synchronous languages. Compilers for SGAs analyze causality problems, ensure logical
correctness and the absence of schizophrenia problems. Hence, SGAs are a simpliﬁed and
general starting point and keep the synchronous MoC at the same time. The instanta-
neous feedback in the synchronous MoC makes the mapping of these systems to parallel
software a non-trivial task. In contrast, other MoCs such as data-ﬂow processing networks
(DPNs) directly match with parallel architectures. We translate the SGAs into DPNs,
which represent a commonly used model to create parallel software. DPNs have been pro-
posed as a programming model for distributed parallel systems that have communication
paths with unpredictable latencies. The purely data-driven execution of DPNs does not
require a global coordination and therefore DPNs can be easily mapped to parallel software
for architectures with distributed memory. The generation of eﬃcient parallel code from
DPNs challenges compiler design with two issues: To perfectly utilize a parallel system,
the communication and synchronization has to be kept low, and the utilization of the
computational units has to be balanced. The variety of hardware architectures and dy-
namic execution techniques in processing units of these systems make a statically balanced
distributed execution impossible.
The synchronous MoC is still reﬂected in our generated DPNs, which exhibits charac-
teristics that allow optimizations concerning the previously mentioned issues. In particular,
we apply a general communication reduction and OOO execution to achieve a dynamically
balanced execution which is inspired from hardware design.
viii
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Introduction
1.1 Motivation
Computer systems are more and more ubiquitous in our everyday lives. A couple of
years ago, computation power of single cores has been focused by many manufacturers.
Increasing the performance by steadily rising clock frequencies has been the major sales
argument for years.
In addition, smaller manufacturing technology leads to a larger logical chip area that
allows to implement more complex circuits. This has been mostly used to increase the
ability of a processor to compute in parallel. For instance, so-called dynamic scheduling
processors are capable of analyzing instruction streams of existing programs on the ﬂy
and to execute independent instructions in parallel. However, the parallelism provided
by sequential programs is limited and often not capable to utilize the potential computa-
tional power of modern processors. Hence, the developers of processors had to provide the
computational power of a single chip in a diﬀerent way, namely by multi-core processors.
The trend of developing multi-core processors was also motivated by the energy con-
sumption and an increased usage of chips in mobile devices. In particular, energy consump-
tion became an important research topic. Using multi-core processors is basically reasoned
as follows: while doubling the clock frequency of a processor leads to a quadratically in-
creased power consumption, doubling the number of cores only doubles it. As a result,
the N-core processor provides the same theoretical computational power as a single-core
processor running at a N-times higher clock frequency, but consumes less power at the
same time.
Techniques like pipelining and dynamic scheduling have been successfully implemented
in many processors to increase instruction level parallelism (ILP). This can be managed
by pure hardware logic. For instance, ILP can be recognized by considering a window
of instructions as done in processors with dynamic scheduling or statically by compiler
techniques, e. g., loop unrolling.
In contrast, multi-core machines require additional eﬀort in programming. Their pro-
cessing elements communicate through shared memory or explicit message passing. In
particular, synchronization is done using semaphores, locks and network communication,
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i. e., methods written in software that are usually provided by the operating system. This
makes synchronization between diﬀerent threads quite expensive and requires them to be
more computationally expensive to compensate the communication overhead, and ﬁnally,
to get a speed-up. This can be approached in two diﬀerent ways: (1) One can try to
increase the computational eﬀort of threads or (2) to decrease the communication eﬀort.
Since the applications are given and cannot be simply scaled by our synthesis tool, we
aim at the second goal in this thesis.
Load-balancing is an issue that has to be tackled in parallelization of applications, too.
This expression refers to an evenly distribution of computational eﬀort to processing units.
Partitioning of a general application to parts with balanced computational eﬀort is not
a trivial task. This requires precise knowledge of the targeted hardware architecture to
compute the computational eﬀort for each partition. In addition, conditional instructions in
a partition impede the precise computation of computational eﬀort and results in a varying
amount of load. This issue is hardened by the varying multi-core architectures, which can
be especially found in the area of mobile devices. Variations of hardware require diﬀerent
functions to calculate the computational eﬀort for partitions. This can be caused by varying
number of cores, diﬀerences in available ILP of each core and internal architecture details.
Beside the previously mentioned issues of parallel programming, another key feature in
multi-threaded and distributed programming is the high degree of non-determinism [110].
To this end, creating code for diﬀerent target architectures requires to tackle diﬀerent
issues.
The goal of model-based development of applications is to abstract of details about
the ﬁnal architecture and to make decisions about the targeted hardware as late as pos-
sible. This is especially of interest when created software should be available for diﬀerent
architectures or when the targeted hardware platform is likely to change during the devel-
opment process. Nowadays, the model-based development becomes more important due
to the manifold hardware architecture and short development cycles of hardware, e. g., in
the mobile market.
The system description languages Esterel [28], Lustre [50,84] and Quartz [156] are based
on the synchronous MoC. It has many advantages for the model-based design of reactive
embedded systems. It has eﬀective use in formal veriﬁcation, deterministic simulation,
and synthesis with correctness-by-construction guarantees for single-threaded software and
synchronous digital hardware circuits [24, 37, 83, 85, 106]. In the context of parallel pro-
gramming, the logical time, the implicit parallelism and implicit synchronization in the
synchronous MoC allows programmers to focus on the functional correctness of their algo-
rithms instead of dealing with architecture-speciﬁc timing/synchronization problems. In
contrast, programming parallel software in imperative languages, e. g., C or Java, often
forces programmers to take care of explicit communication and synchronization of parallel
processes, especially in distributed systems.
The other side of the coin is that the synchronous MoC makes the compilation quite
diﬃcult. The instantaneous feedback between instructions due to the abstracted time can
therefore lead to so-called causality problems [27, 158, 159, 162] and schizophrenia prob-
lems [157]. These problems are well studied in the context of synchronous systems, and
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many analysis procedures have been developed to locate and eliminate these problems.
For instance, compilers check the causality of a program at compile time with a ﬁxpoint
analysis that essentially corresponds to those used for checking the speed-independence of
asynchronous circuits via ternary simulation [42].
SGAs are an intermediate format for various synchronous languages [39, 156, 157]. In
particular, they are the result of an already analyzed synchronous program, which ensures
that the synchronous system described by the resulting set of guarded actions is free of
write conﬂicts, i. e., several actions assign diﬀerent values to the same variable in the same
macro step, and previously mentioned causality and schizophrenia problems. This makes
SGAs convenient for further processing of a synchronous system, i. e., for the creation of
compiler back-ends.
The mismatch between the synchronous MoC and most real-world implementation en-
vironments poses serious problems, especially for distributed and parallel architectures.
The synthesis procedures usually have to map a synchronous program to a target archi-
tecture that does not provide perfect synchrony. While creation of sequential code from
synchronous systems has been solved [67], the mapping of synchronous systems to parallel
architectures still challenges researchers.
DPNs [43, 97, 109, 115, 138] are an untimed MoC. They consist of a ﬁnite number of
processes which run in parallel without global coordination. Instead, the individual pro-
cesses perform their computations independently of other processes and start as soon as
the data values required for a computation step are available. In order to exchange data,
the processes are connected by a set of ﬁxed ﬁrst-in-ﬁrst-out (FIFO) buﬀers. Each FIFO
buﬀer has a unique source and a unique sink process that either writes values to or reads
values from the FIFO buﬀer.
Since the MoC of DPNs is very general, it can be implemented in many ways. Its core
has served as a basis for computer architectures [9,61,63,108,153], as well as for the design
of programming languages and libraries [30, 91, 95, 128, 135, 152]. It does not demand the
use of special programming languages, and instead, allows one to use traditional sequential
programming languages for the implementation of the process nodes. The main function-
ality that the libraries have to provide is the ability that several nodes can run in parallel
with a communication over FIFO buﬀers.
However, a drawback of this generality is the impossibility to guarantee certain prop-
erties of the network. For example, determinism, i. e., whether the same inputs lead to
the same outputs (independent of transmission delays) is a desired property. Similarly,
boundedness of buﬀers, i. e., whether a DPN can be run with buﬀers of ﬁnite size, is also
a very crucial property: while the size of FIFO buﬀers is unlimited in the general DPN
model, it has to be ﬁnite for any practical implementation. One way to guarantee both
properties is to impose certain restrictions so that the considered subset of DPNs are de-
terministic and have decidable boundedness or liveness problems. Static data-ﬂow (SDF)
networks [29, 31, 43, 109, 113115] and cyclo-static data-ﬂow networks [32, 70] are such re-
stricted nets, which have become very successful, in particular, for the synthesis of signal
processing systems [6,31,75,76,110,111,133,146]. They are a special kind of DPNs where
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Figure 1.1: Contribution of this thesis are diﬀerent approaches to create parallel software
from synchronous programs: Integration of the synthesis tools presented in this thesis into
the ﬂow of the Averest system.
in each ﬁring step, the process node always consumes the same number of data values from
the input streams and produces the same number of data values for the output streams.
As DPNs are inherently parallel and completely abstract from timing and clocks, they
can be straightforwardly mapped to parallel and distributed platforms. While the general
data-ﬂow driven MoC allows non-deterministic behavior, it can be restricted to so-called
synchronous DPNs to only allow deterministic behavior [114]. Thus, it can be used to
create deterministic parallel applications.
1.2 Contribution and Organization of the Thesis
This thesis presents a set of methods to create parallel software from SGAs, which is a
generic format to represent synchronous systems. Synchronous systems already provide
implicit and explicit parallelism and abstract from communication latencies, which makes
them a convenient programming model to create parallel software. The compilation of
synchronous programs to SGAs solves semantic issues of the synchronous MoC. Hence, we
assume to start from a synchronous system that is logically correct and free of schizophrenia
and causality problems. A translation from SGAs to DPNs as a further intermediate format
provides a representation that already yields a desynchronized parallel system. The main
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Figure 1.2: Contribution of this thesis are diﬀerent approaches to create parallel software
from synchronous programs: Overview and organization of the approaches presented in
this thesis.
idea of providing diﬀerent methods to create parallel software is to target the manifold
parallel hardware architectures. We aim at creating parallel software for systems with
distributed memory, thereby focusing on the reduction of communication costs, and SMP
systems, thereby focusing on load-balancing using OOO execution, which is inspired by a
technique from processor design.
6 Introduction
All approaches have been implemented into the Averest1 framework, whose work ﬂow
is depicted in Figure 1.1. Red nodes represent the ﬂow which is considered in this thesis.
Figure 1.2 gives an overview of the diﬀerent synthesis approaches. In addition, it gives the
reader an overview of the organization of this thesis and a guide to quickly ﬁnd the chapter
or section and the page for each approach.
Not handled or not in focus of this thesis are the following topics: Solving semantic
issues in synchronous programs is not considered. As already mentioned, we start from
SGAs, which are assumed to be free of causality and schizophrenia problems. Partitioning
is a topic, which is often associated with mapping large sets of instructions to a smaller
number of computational units. Partitioning is a complete research area on its own and
entering on this subject exceeds the scope of this thesis.
The remainder of this thesis is organized as follows. Chapter 2 explains the prelim-
inary work for this thesis. This includes the source format for the presented synthesis
approaches, i. e., SGAs (see Section 2.1.2) and their underlying model of computation in
general (see Section 2.1). In addition, DPNs (see Section 2.2) are used as an intermediate
format in the synthesis process to provide a more convenient starting point for the mes-
sage passing approach (see Chapter 4). The main issue in message passing is to reduce the
communication, which is handled in the array communication reduction and the general
communication reduction in Section 4.2 and 4.3, respectively. Chapter 5 presents OOO
execution of DPNs, which was inspired by OOO execution used in processors with dynamic
scheduling. As a result, an approach to improve the parallelism is to use data speculation,
which is handled in Section 5.2. The evaluation of the diﬀerent approaches using a couple
of benchmarks is covered in Chapter 7. Finally, Chapter 8 concludes this thesis.
1.3 Related Work
Parallel Code Generation The creation of software for parallel architectures is eased by
various application programming interfaces (APIs), e. g., OpenMP [136], StarSS [148,169],
Intel TBB [90], Cilk [74] and MPI [41]. These APIs have one in common: they abstract from
operating system details, e. g., creation of threads and methods for thread synchronization.
However, they do not parallelize fully automatic, i. e., programmers have to manually
identify and explicitly program parallelism.
Several tools have been developed to automatically parallelize sequential code, e. g.,
par4all [7], S2P [5] and cetus [116]. Most of these approaches are source-to-source com-
pilers that translate C or Fortran to parallel code using an existing API, e. g., OpenMP.
Typical approaches to parallelize sequential code try to ﬁnd data parallelism or to unroll
loops, which requires an extensive data dependency analysis. Since we start our code cre-
ation from synchronous DPNs, we can apply speciﬁc optimizations, particularly the OOO
execution. Moreover, dynamic analysis of dependencies as done in Section 4.3 has not been
considered in the mentioned tools.
1http://www.averest.org
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Another way to create multi-threaded code is approached by StreamIt [170]: This
language aims at providing a better description language for digital signal processing (DSP)
applications. However, we do not want to restrict our applications to streaming.
Our actual starting point are synchronous programs. Edwards presents in [67] several
techniques that are used to compile synchronous languages into sequential code, e. g., by
generating a sequential schedule from a dependency graph [183].
Automatic distribution of synchronous programs to asynchronous networks of process-
ing elements has been considered in [49, 78, 79]. A clock-driven distribution of Lustre
programs is presented which partitions and distributes the system according to the clock
that triggers each part. While this approach has shown to produce quite eﬃcient imple-
mentations, it may suﬀer from a signiﬁcant drawback: Mutual data dependencies between
components may require that some component must be further decomposed into smaller
components, which may require in turn additional communication and synchronization ef-
fort. In our approach, this is avoided by construction. DSystemJ [123] allows one to create
parallel code from manually desynchronized systems with explicit communication state-
ments. This surely implies additional eﬀort in programming, which is done automatically
in our synthesis tools.
An approach of running synchronous code directly on a processor is given by Li et al. [117,
118]. They developed a processor that is capable of executing Esterel code. The core of
the processor is called the KEP3a Reactive Multi-threaded Core and is scalable, i. e., de-
pending on the used ﬁeld programmable gate array (FPGA) board, multiple cores can be
connected to increase the speed of the execution of Esterel code. This requires speciﬁc
hardware, which is not the case for the approaches presented in this thesis.
The necessity for desynchronization of synchronous programs originally comes from
hardware design. Handling of clock skews and clock distribution became a major problem
in large circuits. Solutions have been presented as latency insensitive design in [4648]
and as synchronous elastic design [59,60,102]. These approaches lead to so-called globally
asynchronous locally synchronous (GALS) systems [168], which are considered as a special
variant of Kahn DPNs [97].
For DPNs, the scheduling of nodes can be organized in diﬀerent ways, which may be
roughly categorized into static (at compile-time) and dynamic (at run-time) variants [112].
While static variants [113] may be appropriate for applications that run on real-time DSP
multi-core processors where the ﬁnal architecture and all running processes are known, the
dynamic variant is the best choice for most other applications for the following reasons:
First, as the schedule depends on the architecture, the dynamic variant is necessary for
transferring compiled code from one machine to another one. Second, even with a ﬁxed
architecture, it is very hard to estimate the run-time of tasks in the context of other running
processes and cache eﬀects.
Multi-threaded execution requires task level parallelism (TLP), i. e., coarse-grained par-
allelism. When starting from a system description with ﬁne-grained parallelism, TLP can
be achieved by application of a partitioning algorithm, e. g., Metis [99], Scotch [53], JOS-
TLE [178]. As already mentioned, partitioning is not in the focus of this work, because
this is a research topic on its own. Although our DPNs may proﬁt from a good partitioning
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algorithm, such an algorithm does not solve all issues. This includes the reduction of array
communication as described in Section 4.2 and the general communication reduction (see
Section 4.3). Load-balancing is another concern of partitioning algorithms, which can be
improved using our dynamic scheduling approach, namely the OOO execution.
Communication Reduction The reduction of communication costs in DPNs has been
already addressed by many papers: For example, [82,182] mainly consider the elimination
of redundant messages. Similar to our approach, they are working on data-ﬂow graphs
(DFGs), but their source is a structured program consisting of loops and if-statements.
Their optimization is based on the introduction of so-called `Section Communication De-
scriptors' and `Availability Section Descriptors' which are obtained from the analysis of
loops in the source program. Restricted to the consideration of loops, their approach does
not target the communication optimization of general DPNs. In addition, Tims et. al. [173]
consider reduction of communication in clusters using the distribution interrelationship
ﬂowgraph (DIF), which is an extension of the control-ﬂow graph of the source program.
Their approach fully concentrates on the dynamic distribution of arrays in a structured
single program multiple data (SPMD) program consisting of a sequence of several loops
working on arrays that are parallelized to nodes in a cluster. In contrast, our approach is
based on generic DPNs where the nodes contain diﬀerent code and are not the result of
loop parallelization.
A demand-driven optimization has been proposed in [140, 141] by Arvind. The basic
idea is to generate and send data only, when it is requested from an output (similar to lazy
evaluation in functional programming languages). Clearly, this approach does not try to
reduce communication costs, but rather to avoid unnecessary computations at all, while
keeping the communications as in the original DPN.
The problem to deal with compound data types in DPNs was heavily discussed in
the construction of data-ﬂow computers like the Monsoon computer and their related
programming languages like ID or VAL [9,10,13,175]. To this end, Arvind presents in [9,10]
special memories that were called I-structures to ensure the single-assignment rule to each
variable. These memory cells were endowed with a special protocol to avoid reads before
writes and to avoid overwriting a once generated value. I-structures were reﬁned to M -
structures in [13] to allow re-use of memory cells, which was not possible with I-structures.
The problem also exists in functional programming languages whose virtual machines
also suﬀer from unnecessary copy operations. Variables cannot be modiﬁed directly, and
therefore, the value of a variable can only be modiﬁed during a copy operation. For
example, adding a single element to a list causes duplication of all elements in the source
list. For this reason, some functional programming languages like F# introduced mutable
data types which is  in the context of several threads  nothing else than shared memory.
Hence, it has to be dealt with care due to potential data races.
Software creation from DPN descriptions, particularly CAL [69], has already been con-
sidered in [179]. The language CAL supports the usage of arrays only as local/state
variables of nodes. Interaction between nodes by sending arrays is not supported. Hence,
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the communication of arrays and its optimization must be manually implemented without
any compiler support.
Communication reduction is also considered by endo-isochronous systems [143145,
156]. In addition to general desynchronized synchronous systems, a variable is allowed to
be absent in a macro step, i. e., it has no value in this case. Endochrony characterizes
a node in a desynchronized program by its ability to derive the presence and absence of
values from the communicated values. Two endochronous nodes are called isochronous if
the presence of variables agree in these nodes, i. e., in each reaction a variable is either
present or absent in both nodes. [38] proposes a method to desynchronize synchronous
programs by modes, which requires a global mode manager. The global mode manager
has to distribute the modes at least to a part of the nodes. Since this method has not
been evaluated, it is not clear, if the global mode manager may become a bottleneck. Our
approach manages communication reduction purely on existing communication without
adding a centralized manager. Despite of the rich theory in this area, no implementation
is yet known to us.
The closest approach to our communication optimization as done in Section 4.3 is
considered by [49] as the when needed strategy. This is only roughly explained and assumes
that a producer is always capable of being able to evaluate a when needed condition. We
relax this condition and consider also a communication reduction which can be analogously
described as the when changed strategy.
[172] introduces early evaluation where an evaluation is started as soon as suﬃciently
many data values are available. A practical example for early evaluation is token counter-
ﬂow and derivatives [57, 58, 165]. One issue in early evaluation is to assign actual tokens
to the correct calculation. Counterﬂow tokens are used to eliminate tokens that have been
identiﬁed to be useless for calculations. However, this technique does not consider to reduce
the communication overhead in a system.
OOO Execution The hardware architecture of a data-ﬂow computer proposed in [62]
is inspired from general data-ﬂow computers, and it basically consists of four parts: the
memory, an arbitration network, a distribution network, and the operation units. The
memory only stores so-called instruction cells which describe the nodes of the SDFG and
keep track of the presence of validity of tokens. With the help of this information, the hard-
ware can mark instruction cells as soon as all their inputs are valid. Then, the arbitration
network which connects memory and operation units handles the actual dispatching to
resources. With the help of the distribution network, the results are transfered back to the
corresponding instruction cells so that the next computations are triggered.
Task Superscalar [71] is also a hardware-based solution to execute DFGs out-of-order.
The programming model corresponds to the one of SmpSS [148]. The graph and the
dependencies must be explicitly given, i. e., partitioning and dependency analysis is left
to the programmer. Beside the speciﬁc hardware extension for their OOO task pipeline,
their implementation clearly diﬀers to ours: The scheduling of new tasks is dedicated to a
single thread, while our implementation has a distributed scheduling mechanism, i. e., each
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processing unit is allowed to schedule new tasks. Finally, speculation as done in Section 5.2
has not been considered in their approach.
OoOJava [92, 93] provides a compiler back-end to create parallel code from Java pro-
grams. The proposed compiler mainly focuses on the analysis of data dependencies between
explicitly given partitions of a source program. Programs created by OoOJava dynamically
create trees of reorderable blocks, which can be executed in data-ﬂow order. This limits its
application to problems with limited size. In contrast, our OOO execution of DPNs allows
the processing of (inﬁnite) streams.
There is a lot of related work about speculative execution: [12,185] present approaches
to parallelize sequential programs using a master/slave design. Both approaches use spec-
ulation as a primary component to create parallelism. In our case, we already have a
parallel program running and want to use speculation to exploit more parallelism. There-
fore, our speculation has to be unobtrusively integrated into the existing OOO execution,
i. e., speculations should have lower priority compared to the actual execution. Moreover,
our approach is generally distributed and provides better scalability than master/slave
approaches where a master usually becomes the bottleneck when the number of slaves is
increased.
All methods presented in [54, 55, 71, 86, 94, 100, 120, 122, 125, 126, 137, 148, 150] require
hardware support to speculate, e. g., by adding features to a processor to eﬃciently handle
speculated data or to recognize wrong speculations. Rangan et. al parallelize loops where
loop-carried dependencies are handled using control-ﬂow speculation [176]. The approach
diﬀers to previously mentioned work in that it particularly considers loops, while others
consider sequential programs in general. However, similar to previously mentioned related
work, it requires special hardware, in particular versioned memory. Our approach runs
completely in software and simply requires a SMP system, e. g., an Intel x86 or AMD64
multi-core architecture, which can be found in most desktop computers. Besides the re-
quirement for special hardware, only [86, 120, 125, 126] include data speculation in their
approaches, which is also done in our approach. Since our speculative approach is imple-
mented in software, it can dynamically adapt to the needs such that it automatically selects
tasks with high hit ratio. In case that the hit ratio falls below a user-deﬁned threshold,
the speculation turns itself oﬀ to save energy.
[132] considers techniques to eﬃciently speculate values for speculative execution. It
addresses the issue of achieving a high hit ratio. Of course, our work would also beneﬁt
from good speculations, which is however not in the focus of the approach presented in
Chapter 5.
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Chapter 2
Preliminaries
2.1 Synchronous Model of Computation
The MoC describes the available set of actions and their costs with respect to complexity,
i. e., the MoC is a formal description for interpreting a program description [154].
The synchronous MoC [24,83] splits the behavior of a system into logical steps, thereby
communicating with an environment in each step. Each logical step is refered to as a
reaction of the system or as a macro step [87]. In each reaction, the system reads all
inputs from the environment to update its internal state and to compute all outputs. The
behavior of the system, i. e., how it reacts on inputs, is described by a set of actions that are
called micro steps. In each macro step, all micro steps are evaluated with the same variable
environment. In particular, it is very important that variables do not change during the
macro step. For this reason, all micro steps are viewed to be executed instantaneously,
i. e., at the same point of time (as they are executed in the same variable environment).
The instantaneous feedback due to immediate assignments to outputs can lead to so-
called causality problems [27,158160,162]. Compilers check the causality of a program at
compile time with a ﬁxpoint analysis that essentially corresponds to those used for checking
the speed-independence of asynchronous circuits via ternary simulation [42]. Beside the
causality analysis, compilers for synchronous languages often perform further checks to
avoid runtime exceptions like out-of-bound overﬂows or division by zero. Moreover, most
compilers for synchronous languages also allow the use of formal veriﬁcation, usually by
means of model checking.
To this end, the synchronous MoC abstracts from actual hardware architectures and
their real-time behavior. This allows programmers to focus on their actual implementa-
tion of an algorithm without going into details about communication, synchronization and
associated costs. Moreover, the way of evaluation provides implicit parallelism and syn-
chronization, which is a promising feature for code generation for parallel architectures,
which is in the focus of this thesis. The uniquely determined values of variables in a sin-
gle macro step make synchronous programs deterministic, which is an important aspect
in safety critical systems. Examples for languages that rely on the synchronous MoC are
Quartz [156], Esterel [26] and Lustre [83].
12 Preliminaries
All synthesis tools that have been implemented for the purposes of this thesis have
been integrated into the Averest system1. The source language for the Averest system is
Quartz. Nevertheless, the presented synthesis methods are not restricted to this language.
They start from a very general representation of synchronous system, i. e., the SGAs [39,
156, 157]. Because all benchmarks have been implemented in Quartz, a brief introduction
to this language is given in the next section. SGAs actions are explained afterwards in
Section 2.1.2.
2.1.1 Quartz
The imperative synchronous language Quartz [156] is the source language for the Aver-
est System and has been derived from Esterel. The most important addition to Esterel
concerning this thesis are delayed assignments. They immediately evaluate the right-hand
side of an expression in a macro step, while the actual assignment of the result is done
in the succeeding macro step. Moreover, Quartz provides explicit non-determinism and
foundations for a hybrid version of Quartz have been made in [22], thereby providing ana-
log variable types and the capability to express hybrid systems. Non-determinism is an
interesting feature for veriﬁcation, whereas in synthesis of programs, one is only interested
in deterministic programs.
A synchronous system described in Quartz is deﬁned by an interface to its environment,
consisting of a set of input and output variables, a set of local variables describing the
internal state and the behavior of the system. Variables in Quartz have data types, which
are split into atomic and composite data types, and also diﬀerent storage types, which will
be explained later on. Currently available data types are Boolean, signed and unsigned
integers, real numbers and bit vectors. All types but Boolean can have an unbounded
value range and in case of real numbers an arbitrary precision, i. e., the type deﬁnitions
of Quartz correspond to the mathematical deﬁnitions. In turn, this implies that the types
in Quartz are not restricted to hardware or software architectures, e. g., a 32-bit integer.
In addition, Quartz supports composite types. In particular, arrays and tuples can be
recursively nested to give a group of variables a meaningful representation, e. g., a three-
dimensional vector consists of three components which can be represented as a tuple of
three real numbers. The storage type basically declares how a variable behaves, i. e., which
value it will have, if no assignment takes place in a macro step. The event typed variables
are reset to a default value, i. e., a constant, while memorized typed variables keep their
value from the preceding macro step.
The behavior of the system is described by diﬀerent statements and modules. We will
not deepen on the syntax of this language, because it might change in the future. Nev-
ertheless, the semantics to describe synchronous systems is stable. Beside assignments to
do calculations and to modify the system's state or outputs, the language provides a set
of control statements. Figure 2.1 shows the synchronous program ABRO, which demon-
strates the usage of typical control statements in synchronous languages. In principle, a
module executes a statement S, which can be recursively deﬁned. Thereby, S can consume
1http://www.averest.org
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logical time steps, or it can be instantaneous, i. e., it is executed in zero time. More-
over, a statement can have conditional time consumption, i. e., only if a condition holds,
time is consumed. This makes analysis more diﬃcult and requires precise deﬁnition of a
statement's behavior, e. g., using structural operational semantics transition rules as given
in [156]. The translation of these statements to SGAs is considered to be given by a com-
piler front-end as described in [39]. To give the reader a ﬁrst impression of synchronous
programming, we will give an overview over some typical synchronous control statements
instead of a formal description of these statements.
Some examples for statements that are used in the example in Figure 2.1 are
• S := S1;S2; . . . ;Sn: is a sequential composition of the statements S1 to Sn. The
control-ﬂow passes through all statements, starting with S1 and continuing with Si+1
when the control-ﬂow leaves Si. Although sounding quite simple, this is a non-trivial
statement. If a statement Si is instantaneous, i. e., it does not consume a logical time
unit, its successor Si+1 is executed in the same macro step. Thus, the sequential
composition behaves as a parallel composition for instantaneous statements.
• S := S1||S2|| . . . ||Sn: is the synchronous parallel composition of the statements S1 to
Sn. All statements are driven by the same clock, i. e.,
∀i,j∈{1,...,n}.(Si consumes one logical step)↔ (Sj consumes one logical step).
The control-ﬂow of a synchronous parallel composition continues in Si after other
statements Sj terminate. The execution of a parallel statement S is completed after
all sub-statements Si terminated.
• S := loop {S ′; }: executes the statement S ′ an inﬁnite number of times, whereas
the statement must consume time, i. e., at least one macro step must be consumed.
This is explained by the sequential composition: The loop {S ′; } statement is the
sequential composition of S ′;S ′;S ′; . . .. If S ′ is instantaneous, the statement must be
unrolled and executed an inﬁnite number of times in one macro step. However, the
synchronous MoC requires a ﬁnite amount of micro steps per macro step.
• S := abort S ′ when(γ): statement S ′ is executed until it reaches the end of its
control-ﬂow or if γ holds. In particular, S ′ is executed macro step by macro step.
As soon as γ holds, the control-ﬂow directly leaves S ′, i. e., no micro steps of S ′ are
executed in the macro step where γ holds. A variation of this statement allows one to
execute all micro steps in the macro step where γ holds (weak abort). The statement
above will always execute the very ﬁrst macro step of S ′. A variation checks also in
the very ﬁrst macro step condition γ (immediate abort) and behaves as described
above.
• S := await(γ): this statement stops the control-ﬂow until γ holds. The control-ﬂow
stops for at least one macro step. A variation of this statement allows one to exit
the control-ﬂow immediately when γ holds (immediate abort), i. e., await(γ) can be
made instantaneous.
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1: module ABRO(event bool ?a, ?b, ?r, !o) {
2: loop {
3: abort {
4: { wa : await(a); || wb : await(b); }
5: emit o;
6: wr : await(r);
7: } when(r);
8: }
9: }
Figure 2.1: The synchronous program ABRO written in Quartz.
1: loop {
2: i = ReadInputsFromEnvironment()
3: (o, s′) = F(i, s)
4: WriteOutputsToEnvironment(o)
5: s = s′
6: macrostep : pause
7: }
Figure 2.2: Pseudo code for executing a synchronous system F.
2.1.2 Synchronous Guarded Actions
Synchronous guarded actions are a generic intermediate format to represent synchronous
programs. They are in the spirit of classical guarded commands [64], which are widely
used to describe the behavior of concurrent systems [52,65,96]. However, in our case, they
follow the synchronous model of computation, i. e., their semantics is diﬀerent compared
to the classical counterpart.
Figure 2.2 shows the principle execution of a synchronous program F . According to the
synchronous MoC, the behavior is split into macro steps. The loop body executes a single
reaction of the system. For each reaction, the system reads inputs from its environment.
This system also has an internal state, e. g., local variables in software or registers in
hardware. F describes a function that computes output values and the updates of the
internal state. Writing the outputs to the environment ﬁnalizes the reaction. During a
single macro step, the values of all variables are uniquely determined. The conﬁguration
of all variables in a macro step is called a variable environment of a macro step.
In a synchronous system, the data type of variables is not restricted to a speciﬁc one,
i. e., we can use commonly used types, e. g., bounded and unbounded, signed and unsigned
integer numbers, real numbers, Boolean variables and bitvectors, but also commonly used
structures as arrays and tuples (structures) of the mentioned types. In addition, variables
can have diﬀerent types of storage. In particular, we distinguish between memorized and
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event variables. The actual behavior of these types is described later in this section. The
distinction becomes of interest for the speculative OOO execution (see Section 5.2.1.2).
Assuming that a synchronous system is described by a set of SGAs, function F rep-
resents the execution of this set. Due to the synchronous MoC, the module executes all
actions in zero time. A SGA is formally given as 〈γ ⇒ A〉, where the guard γ is a Boolean
condition that determines whether the action A is activated in the current macro step
or not. Basically, A can be any type of atomic action, e. g., an assignment or a call of
a function. Our approach is not limited to assignments, but for the sake of simplicity,
subsequently, we will focus on this type of action.
In this thesis, we consider two types of assignments, i. e., immediate assignments of
the form x = τ and delayed assignments of the form next(x) = τ . When triggered
by their guard, both types of assignment evaluate its right-hand side τ in the current
macro step. Immediate assignments cause x to have the value of τ in the current macro
step, while delayed assignments transfer the value in the following macro step, i. e., a
delayed assignment does not change the value of x in the current macro step. These types
of assignments are comparable to wires (immediate assignments) and registers (delayed
assignments) in synchronous hardware circuits.
The value of a variable x depends on a set of SGAs having x on the left-hand side of the
action. At this moment, if none of these actions is activated in the current step, i. e., if the
guards of all of these actions are evaluated to false, x is not assigned a value. Synchronous
languages like Esterel and Lustre allow a variable to have no value in a macro step. In this
thesis, we focus on strictly synchronous programs, which, in contrast to Esterel and Lustre,
require the value of a variable to be uniquely determined in each macro step. In case that
no value is assigned to x by a SGA, the value is set by an implicit action, i. e., the so-called
default action. The actual behavior of a default action depends on the variable's storage
type, i. e., it either keeps its value from the preceding macro step (memorized variable)
or it is reset to a default value (event variable). While memorized storage corresponds to
the native behavior in software, i. e., a variable keeps its value until it is changed by an
instruction, the event variable describes the behavior of a wire in hardware, that has a
default state until it is set by a gate.
Figure 2.3 depicts the synchronous program ABRO (see Figure 2.1) after compiling it
into SGAs. Beside the actual behavior, which is described by these actions, it contains also
information about the interface, i. e., the inputs from and outputs to the environment, and
local variables. Section default actions describes the actions, which assign a default value
to the writable variables. A default action consists of two parts which is a default value for
the very ﬁrst macro step (initial assignment) and a default value for all other macro steps.
This is necessary for two reasons: (1) It allows to set the boot location, which basically
identiﬁes, where the control-ﬂow starts, and (2) default actions for memorized variables will
assign the value from the preceding macro step, i. e., trans x = prev x, which is initially
not available. Note, that default actions are given implicitly and have been explicitly added
for this example. Moreover, default actions will become more important for the general
communication optimization in Section 4.3.
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1: module ABRO
2: interface :
3: a : input event bool
4: b : input event bool
5: r : input event bool
6: o : output event bool
7: locals :
8: init : local memorized bool
9: wa : local event bool
10: wb : local event bool
11: wr : local event bool
12: ﬂow :
13: init⇒ next(wa) = 1
14: init⇒ next(wb) = 1
15: ¬r ∧ wa ∧ ¬a⇒ next(wa) = 1
16: r ∧ (wr ∨ wa ∨ wb)⇒ next(wa) = 1
17: ¬r ∧ wb ∧ ¬b⇒ next(wb) = 1
18: r ∧ (wr ∨ wa ∨ wb)⇒ next(wb) = 1
19: ¬r ∧ wr ⇒ next(wr) = 1
20: ¬r ∧ (a ∧ wa ∧ b ∧ wb)⇒ next(wr) = 1
21: ¬r ∧ (¬wa ∧ b ∧ wb)⇒ next(wr) = 1
22: ¬r ∧ (a ∧ wa ∧ ¬wb)⇒ next(wr) = 1
23: ¬r ∧ (a ∧ wa ∧ b ∧ wb ∨ ¬wa ∧ b ∧ wb ∨ ¬wb ∧ a ∧ wa)⇒ o = 1
24: default actions :
25: init init = 1, trans init = 0
26: init wa = 0, trans wa = 0
27: init wb = 0, trans wb = 0
28: init wr = 0, trans wr = 0
29: init o = 0, trans o = 0
Figure 2.3: Synchronous guarded actions after converting control-ﬂow to data-ﬂow for
ABRO program.
In this thesis, we assume that a given program is logically correct and constructive.
Logical correctness of a program requires the absence of write conﬂicts and causality prob-
lems. The former refers to the ability that two or more SGAs write to the same variable
in the same macro step (see (1) in Figure 2.4). Assigning two diﬀerent values to a variable
in a single macro step violates the synchronous MoC and is forbidden. Causality problems
or causality cycles describe mutual dependencies between SGAs as shown in (2) and (3)
in Figure 2.4. In (2) in Figure 2.4, both actions allow two valid variable conﬁgurations,
i. e., γA∧γB (both actions ﬁre) and ¬γA∧¬γB (no action ﬁres). In contrast, the actions in
(3) in Figure 2.4 have no solution: assuming that γA is set, the action that emits γB must
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(1) Write Conﬂict (2) Non-Determinism (3) Mutual Exclusion
γA ⇒ x = 1
γA ∧ γB ⇒ x = 2
γA ⇒ emit γB
γB ⇒ emit γA
¬γA ⇒ emit γB
γB ⇒ emit γA
Figure 2.4: Semantic issues in compilation of synchronous programs. (1) Write conﬂict:
if γA ∧ γB holds, two diﬀerent values are assigned to x; (2) Causality problem: two valid
variable environments result in non-determinism; (3) Causality problem: incorrect program
because mutual exclusion of actions results in no valid variable environment.
not be ﬁred. As a result, the other action must not be ﬁred, too, resulting in an unset γA
which is a contradiction to the assumption. By analogy, assuming that γA is unset, the
action that emits γB must be ﬁred, and therefore, the second action has to be ﬁred, too.
This results in a set γA which is also a contradiction to the previously made assumption.
Hence, this set of actions does not provide a valid variable conﬁguration and is considered
as a logically incorrect program.
Methods to detect and eliminate these problems [42,68,124,134,159] have been devel-
oped and integrated into compilers to guarantee the absence of these problems. Hence, we
can assume that a system for the synthesis process is logically correct and free of semantic
issues of synchronous programs.
In this thesis, we need to determine dependencies between SGAs and to modify SGAs.
The dependencies between actions is handled in the following section, while modiﬁcations
depend on the synthesis approaches. In the following, we distinguish between variables
and cells. As mentioned, a variable can be a scalar but also a structure, e. g., an array
or a tuple, whereas, a cell is always a scalar value, i. e., it describes a scalar or a part of
a structure. For instance, let a be a one-dimensional array, then a is referred to be the
variable and its elements a[0],. . . ,a[N − 1] are the (memory) cells. For most approaches
presented in this thesis, it is suﬃcient to abstract from cells and to use variables. However,
some approaches, e. g., the array optimization in Section 4.2, needs a precise distinction
between variables and cells.
In the following, let Cells(τ) denote the cells occurring in the expression τ . The variable
that is addressed by an expression e is obtained by function varOfCell (e). In particular, the
function varOfCell (e) returns the parameter e if it is a scalar variable, and if e designate
a cell of a structure, e. g., of an array, then the name of the structure will be returned,
i. e., varOfCell (a[0]) = varOfCell (a[i+ 1]) = a. Finally, ID(e) denotes a set containing
the index expression of an expression e unless this is a constant, e. g., ID(a[i]) = {i},
ID(a[0]) = {}, ID(i) = {}.
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Deﬁnition 1 (Read Cells, Immediate Written Cells and Delayed Written Cells). The cells
read and immediate/delayed written by a SGA are deﬁned as follows:
rdVars (γ ⇒ x = τ) := Cells(γ) ∪ (⋃δ∈ID(x) Cells(δ)) ∪ Cells(τ)
wrNowVars (γ ⇒ x = τ) := varOfCell (x)
wrNowVars (γ ⇒ next(x) = τ) := {}
wrNxtVars (γ ⇒ x = τ) := {}
wrNxtVars (γ ⇒ next(x) = τ) := varOfCell (x)
Note that the deﬁnition of rdVars (A) must consider the left-hand side of assignment A,
which may contain variables that are read, i. e., indices in an array access. Based on
rdVars (), wrNowVars () and wrNxtVars (), we can deﬁne the set of actions that read from,
respectively write to a variable in Deﬁnition 2.
Deﬁnition 2 (Reading and Writing SGA). The set of SGAs reading and writing to a
variable v is determined as follows:
rdActs (v) := {A | v ∈ rdVars (A)}
wrActs (v) := {A | v ∈ wrNowVars (A) ∪ wrNxtVars (A)}
Deﬁnition 1 allows to analyze data dependencies between SGAs. This is necessary to build
the dependency graph as explained in the following section.
2.1.3 Action Dependency Graph
The theory of the synchronous MoC requires SGAs to be executed in zero time, which
is practically impossible. Even computations in combinational and digital circuits require
time and do not allow a native execution of a synchronous program. Diﬀerent methods
have been presented to execute synchronous programs on sequential architectures. Edwards
presents in [67] diﬀerent ways to compile concurrent languages to sequential code. To this
end, all methods end up with the same task, which is particularly to order instructions
according to their data dependencies. All synthesis tools start from a set of SGAs and
build the action dependency graph (ADG), which is a graph for analyzing the dependencies
between the actions. Since SGAs allow us to write in diﬀerent macro steps, we got diﬀerent
kinds of write accesses. In particular, we allow immediate and delayed writes, and therefore,
we need to deﬁne write types:
Deﬁnition 3 (Immediate and Delayed Write Type). D = {immediate, delayed} denotes
the set of write types of SGAs. The SGA 〈γ ⇒ x = τ〉 has write type immediate and
〈γ ⇒ next(x) = τ〉 has write type delayed.
The distinction between the write types becomes necessary due to their diﬀerent semantics
in the ADG, which will be explained in more detail soon. The write types of SGAs allow
to deﬁne the ADG:
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Deﬁnition 4 (ADG). The ADG is a graph G = (V,E) consisting of vertices V representing
the SGAs, and directed edges E ⊆ D × V × V representing the dependencies between the
actions and the type D of a dependency (see Deﬁnition 3).
Deﬁnition 5 (Immediate and Delayed Dependencies). We call e ∈ E an
immediate dependency iﬀ e = (immediate, v1, v2), and
delayed dependency iﬀ e = (delayed, v1, v2).
Deﬁnition 6 (Direct and Indirect Dependencies). Let e = (d, v1, v2) ∈ E, then e is called
direct dependency. Let E∗ be the transitive closure of E, then e = (d, v1, v2) ∈ (E∗ \E) is
an indirect dependency.
The ADG is intended to determine the order of the SGAs for the execution of a single
macro step. According to the synchronous MoC, the SGAs must be executed in the same
(unique) variable environment. Hence, the basic idea for the scheduling is to execute
all actions writing to a variable x before this variable is read by other actions to create
the illusion that no variable changes during the execution. The diﬀerent timing of writes,
i. e., immediate and delayed writes, have diﬀerent semantics and require diﬀerent scheduling
policies. An immediate write changes the value of a variable in the current macro step and
must be executed before executing any action reading this variable. In the ADG this
will result in an immediate dependency, which is a read after write (RAW) dependency.
In contrast, delayed writes represent write after read (WAR) dependencies because the
variable that is written to, must be set in the next macro step. In particular, the evaluation
must take place in the current variable environment, while the assignment must take place
at the beginning of the next macro step because it addresses the variable environment of
the succeeding macro step.
Note that some literature has diﬀerent semantics of the term immediate dependency.
Marwedel uses in [127] the term immediate dependency to describe a dependency that
is called a direct dependency in this context. However, we need the term immediate to
describe the kind of write access in the source action in our graph.
Using Deﬁnition 1 we can determine the edges for an ADG G, i. e., the dependencies
between the SGAs:
Deﬁnition 7 (Edges of ADG). Given is the ADG G = (V,E). Let A1, A2 ∈ V , then
(immediate, A1, A2) ∈ E ↔ wrNowVars (A1) ∩ rdVars (A2), and
(delayed, A2, A1) ∈ E ↔ wrNxtVars (A1) ∩ rdVars (A2).
The direction of an edge denotes the ﬂow direction, i. e., from writing to reading action. The
interpretation of the edge for scheduling purposes depends on the ﬁnal synthesis process.
When creating sequential software from an ADG, immediate writes must be executed
before a value is read. Whereas, the scheduling of delayed writes allows diﬀerent imple-
mentations. According to the synchronous MoC, the right-hand side must be evaluated in
the current macro step, while the assignment itself must be done at the beginning of the
next macro step. A general solution is to store the result of the evaluation of the right-hand
side of a delayed action in a so-called carrier variable. At the beginning of the next macro
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1: init = 1
2: wa = 0
3: wb = 0
4: wr = 0
5: o = 0
6: loop {
7: (a, b, r) = ReadInputsFromEnvironment()
8: wa′ = 0
9: wb′ = 0
10: wr′ = 0
11: o = 0
12: init′ = 0
13: if (init) then wa′ = 1
14: if (init) then wb′ = 1
15: if (¬r ∧ wa ∧ ¬a) then wa′ = 1
16: if (r ∧ (wr ∨ wa ∨ wb)) then wa′ = 1
17: if (¬r ∧ wb ∧ ¬b) then wb′ = 1
18: if (r ∧ (wr ∨ wa ∨ wb)) then wb′ = 1
19: if (¬r ∧ wr) then wr′ = 1
20: if (¬r ∧ (a ∧ wa ∧ b ∧ wb)) then wr′ = 1
21: if (¬r ∧ (¬wa ∧ b ∧ wb)) then wr′ = 1
22: if (¬r ∧ (a ∧ wa ∧ ¬wb)) then wr′ = 1
23: if (¬r ∧ (a ∧ wa ∧ b ∧ wb ∨ ¬wa ∧ b ∧ wb ∨ ¬wb ∧ a ∧ wa)) then o = 1
24: WriteOutputsToEnvironment(o)
25: init = init′
26: wa = wa′
27: wb = wb′
28: wr = wr′
29: }
Figure 2.5: Example for creating a sequential schedule for ABRO. The copying of carrier
variables to the actual variables has been placed at the end of the loop.
step, the values of carrier variables are copied to their corresponding variables. This allows
an arbitrary scheduling of delayed actions, and thereby resulting in more parallelism since
there is no additional scheduling dependency. The downside of this method is the increase
of memory usage and an additional overhead for copying the values of the carrier variables
to the actual variables. Figure 2.5 depicts an example of mapping a set of immediate and
delayed actions to sequential code. As can be seen, the values of the carrier variables are
copied at the end of the loop. Since testing the (trivial) loop condition will have no side
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eﬀects on the values of the system's variables, this has the same semantics as executing
the copying process at the beginning of the loop.
Another variant to schedule delayed actions is to add speciﬁc scheduling constraints
which avoid the insertion of carrier variables. We previously explained that dependencies
from delayed actions to actions reading the corresponding variable are WAR dependencies.
The idea is to schedule delayed writes after all actions that read the corresponding variable
using the WAR dependencies. This will not always result in a valid schedule due to
potential cyclic scheduling dependencies. Thus, the insertion of carrier variables is in some
cases inevitable to create a sequential schedule. The creation of sequential code is not in
focus of this thesis. Hence, we assume to have a set of SGAs, where carrier variables have
been added to simplify the scheduling of delayed actions.
From the graph, we can immediately derive the restrictions for the execution of the
SGAs of a synchronous system. An action can only be executed if all read variables are
known, i. e., all variables occurring in the guard, the right-hand side of the assignment and
variables occurring in array indices of the left-hand side. A variable is thereby known if all
actions writing to it have already been executed in previous micro steps of the same macro
step. To this end, an action A can be executed if all actions that have a dependency to A
have been executed before.
2.2 Data-Flow Process Networks
Data-ﬂow process networks have a long history, and their roots date back to the 1970s.
The most known variant are certainly Kahn networks introduced in [97], while many other
variants exist [23,135,177]. All models have in common that they consist of a set of nodes
which process data concurrently and independently from each other. These nodes commu-
nicate by sending tokens through unbounded point-to-point FIFO buﬀers. In particular,
a DPN is a completely untimed model. The behavior of each node is described by ﬁring
rules which are triggered by the availability of data. Hence, the nodes in a DPN are not
driven by a global clock as done in synchronous programs.
The behavior of a single node is not restricted to a speciﬁc MoC. In general, each ﬁring
rule consists of a guard that deﬁnes when the node has to be activated and a function that
takes a given set of inputs to compute the outputs of a node. In this thesis, we will use
the synchronous MoC to describe the behavior. Changing the parts of the synchronous
system does not improve the translation steps in Chapter 4, but keeping them as long as
possible in their original MoC avoids non-reversible conversions. Deﬁnition 8 gives a formal
deﬁnition of DPN nodes.
Deﬁnition 8 (DPN Node). A node in a DPN is deﬁned as follows:
DPNNode := list of FiringRule
FiringRule := list of 〈γB ⇒ Guarded Action〉
In this thesis, we use ﬁring rules to describe the behavior of a single node. In general,
a single node may have several ﬁring rules, where a single ﬁring rule consists of (1) a
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condition stating when it has to be activated, (2) a list of input buﬀers that have to be
read, (3) a function that is applied to the input tokens, and ﬁnally 4) the output buﬀers
where the produced tokens are put.
ht(i0)⇒ o = i0
ht(i1)⇒ o = i1
i0 i1
o
ht(i0)⇒ o = i0
¬ht(i0) ∧ ht(i1)⇒ o = i1
i0 i1
o
Figure 2.6: Non-determistic DPN
Although DPNs look pretty simple, their correct and eﬃcient implementation has to
consider several diﬃcult problems. The ﬁrst problem is to ensure boundedness of memory:
In the MoC, the size of the buﬀers is typically unbounded, so for synthesis one has to avoid
that there is a FIFO buﬀer where more data values are produced than consumed in the long
run. To this end, additional means like static scheduling (if possible) [32, 33, 70, 113, 114]
or the introduction of acknowledgements to introduce back-pressure are required to assure
bounded memory requirements.
Another problem is to ensure the determinacy of a DPN: It is possible that ﬁring rules
of a node overlap, i. e., more than one is enabled at some point of time. In this case,
any enabled ﬁring rule can be chosen, which obviously gives rise to a nondeterministic
behavior of the whole network. For instance, consider the node given on the left-hand side
of Figure 2.6: if both input buﬀers are ﬁlled, both ﬁring rules are activated. Furthermore,
according to the Kahn principle [97], nondeterministic behavior of the network is even
possible if rules do not overlap. The example on the right-hand side of Figure 2.6 illustrates
this eﬀect: the ordering of the values sent through o depends on the arrival time of inputs
on i0 and i1. For this reason, one has to ensure that each node implements a continuous
function, which can be done by simple additional requirements as in Kahn's non-blocking
reads [97].
To this end, checking for liveness, deadlock-freedom [184], and boundedness of buﬀers
is undecidable, but necessary  especially in safety-critical systems. The behavior of nodes
must be taken into account for a precise analysis because it controls the number of tokens
that are read and written per node.
The analysis is much easier for static data-ﬂow graphs (SDFGs) [77, 114]. SDFGs
represent a subset of DPNs, characterized by the number of tokens that are read from and
written to buﬀers that is always constant. The left part of Figure 2.7 shows an example of
a SDFG node which has two inputs and two outputs. Each time the node ﬁres, exactly one
token is consumed from each input, and exactly one token is produced for each output. The
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(o0, o1) = f(i0, i1)
I0 I1
O0 O1
1 1
1 1
thread TN {
loop {
i0 = I0.pop()
i1 = I1.pop()
(o0, o1) = fN (i0, i1)
O0.push(o0)
O1.push(o1)
}
}
Figure 2.7: Left: SDFG node with 2 inputs and 2 outputs. Right: Pseudo code for left
SDFG node
corresponding pseudo code to implement this behavior in a typical imperative programming
language is shown on the right-hand side of Figure 2.7.
In the following, we will use the term DPNs to describe SDFGs. A translation from
SGAs to DPNs and the mapping of DPNs to parallel software is given in Chapter 4. We also
present two approaches to reduce communication costs. Moreover, Chapter 5 introduces
OOO execution of DPNs to achieve a better load-balancing.
2.3 Parallel Programming APIs
Parallel architectures are manifold in their level of parallelism and their particularly pro-
gramming. It seems natural to make use of existing APIs for parallel programming. These
architectures have in common that parallel programming still needs to be coded explicitly
by the programmer. In particular, it is necessary to manually partition a program into
threads and to manage synchronization explicitly. In the following some of these APIs and
their features are presented.
We will give a code example for each presented API based on the synchronous program
given in Figure 2.8. The ADG for this program is shown in Figure 2.9. Assume that
the nodes of the graph contain the following SGAs: node 1 reads value a and b from the
environment. a is given to node 2 and b is given to node 3. Nodes 2 and 3 compute values
for x and y based on these input values and forward their result to node 4, which computes
the ﬁnal output value. The actual output of the system is written by node 5.
2.3.1 PThreads
A thread is a single instruction sequence describing a behavior in a process. A process
usually represents an application in an operating system. It may have several threads,
which share the same resources, i. e., threaded programming is used in shared memory
systems. Multiple threads in a single process usually result from a fork. Scheduling policies,
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1: module Example(nat ?a, ?b, nat !o) {
2: loop {
3: (a, b) = ReadInputsFromEnvironment()
4: x = F(a)
5: y = G(b)
6: o = H(x, y)
7: WriteOutputsToEnvironment(o)
8: pause
9: }
10: }
Figure 2.8: Synchronous program that serves as source for the code examples presented
for the diﬀerent APIs.
1
2 3
4
5
Figure 2.9: ADG of example in Figure 2.8.
i. e., mapping of threads to processors is up to the operating systems and may diﬀer. If the
number of threads to be executed on a system exceeds the number of available cores, many
OS use a time-slice based scheduling to emulate a concurrent execution of the threads.
This is achieved by quickly switching the context between threads.
One way to create parallel software is to create several threads running concurrently
and executing independent instruction streams. Parallelism is usually limited, such that
synchronization between threads is often necessary and can be done using synchronization
primitives: semaphores, locks and conditions. An actual implementation of these primi-
tives depends on the operating system and the underlying hardware architecture. A clear
downside is the additional eﬀort to program these systems, i. e., a programmer must explic-
itly partition its program / algorithm and ﬁnally add necessary synchronization on his/her
own. Moreover, if the programmer does not provide a ﬂexible usage of cores, i. e., if the
number of threads is ﬁxed, some cores of a system may stay un-utilized or additional over-
head for scheduling can arise due to time-sliced scheduling. Usage of a memory hierarchy
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with diﬀerent levels is state-of-the-art in nowadays computers. This speeds up memory
accesses for often accessed addresses, which is based on the idea of locality of data in many
applications. Time-sliced scheduling can result in cache thrashing, i. e., context switches
lead to a mutual dislodging of data of diﬀerent threads.
One way to program with threads is to use the POSIX threads API, which is provided
for UNIX based operating systems. The functions and structures from this API used in
the context of this thesis are typical thread functions, particularly forks, semaphores, locks
and conditions. Hence, they should be also available in other thread APIs.
The translation of the example given in Figure 2.9 is depicted in Figure 2.10. Data
dependencies are translated by using FIFO buﬀers, which makes each node working on its
own copy of variables. The FIFO buﬀers allow one to run all nodes decoupled as described
in Section 2.2. Hence, this code exploits parallelism over multiple macro steps. In contrast,
considering the given ADG as a DFG would result in a translation of data dependencies as
control-ﬂow constructs, e. g., locks and conditions. Variables would be then shared across
the nodes and avoid decoupled execution. For instance, Node1 must wait until Node2 and
Node3 have processed the values of a and b before they can be overwritten. This is basically
done for the OpenMP version presented in the next section.
To this end, PThreads requires the programmer to describe parallelism in software from
the hardware view.
2.3.2 Task-Based Execution
Approaches to get a better workload are based on task-based execution [34,51,90,136]. The
concept of these approaches is to split computations into atomic parts  so-called tasks 
instead of threads. Diﬀerent libraries are available for task-based execution, e. g., OpenMP,
KAAPI [107], StarSS [148,169]. In general, such a task is an atomic piece of work, i. e., com-
munication with other tasks is done at the beginning and the end of the task. These tasks
are light-weight substitutes of threads which can be scheduled to processing elements. The
execution of a task is not interrupted, i. e., it can be completely executed, because it does
not communicate with other tasks during its execution. In contrast, threads may be inter-
rupted due to communication primitives or the prevalently used time-sharing scheduling
policy.
Programmers must explicitly identify tasks in their applications. Tasks that are ready
to be executed are scheduled into a task queue. A set of worker threads are responsible
for executing these tasks. These worker threads are created by the API, e. g., OpenMP.
The number of worker threads depends on the actual system and will be usually set to the
number of available computational units, i. e., processor cores. A worker thread iteratively
gets a task from the task queue and executes the corresponding task. Each task can
thereby create new tasks. Fitting the number of worker threads to the number of available
computational units reduces the overhead of context switches because tasks are handled
as atomic work portions. Moreover, tasks can be more light-weight compared to threads
to gain more parallelism. The overhead of getting a task from the task queue might then
get too high for some speciﬁc architectures. In that case, grouping tasks can reduce the
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1: FIFOQueue A,B,X, Y
2: thread Node1 {
3: loop {
4: (a, b) = ReadInputsFromEnvironment()
5: A.push(a)
6: B.push(b)
7: }
8: }
9: thread Node2 {
10: loop {
11: a = A.pop()
12: x = F(a)
13: X.push(x)
14: }
15: }
16: thread Node3 {
17: loop {
18: b = B.pop()
19: y = G(b)
20: Y .push(y)
21: }
22: }
23: thread Node4 {
24: loop {
25: x = X.pop()
26: y = Y .pop()
27: o = H(x, y)
28: O.push(o)
29: }
30: }
31: thread Node5 {
32: loop {
33: o = O.pop()
34: WriteOutputsToEnvironment(o)
35: }
36: }
Figure 2.10: Translation of the DFG from Figure 2.9 to parallel code using threaded
execution.
overhead. To this end, task-based execution provides better ﬂexibility to architectures,
particularly the number of computational units.
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Figure 2.11: Fork-join model of OpenMP: structured control-ﬂow allows concurrent exe-
cution.
1: #deﬁne N 1000000
2: int sum;
3: int a[N ];
4: sum = 0;
5: #pragma omp for reduction(+ : sum)
6: for(i = 0; i < N ; i+ +) {
7: sum = sum+ a[i];
8: }
Figure 2.12: Example for an OpenMP program: the loop computes the sum of the elements
in a given array a.
2.3.2.1 OpenMP
Open Multiprocessing (OpenMP) [136] is an API for easy programming of parallel appli-
cations for SMP systems. It uses the task-based approach to exploit parallelism. The main
advantage of OpenMP is its quite simple usage, especially to parallelize for-loops. The
programmer does not have to care about creation or management of threads which execute
the tasks. Nevertheless, parallelism must be explicitly expressed by compiler directives.
There are two ways to declare parallel code: (1) loops can be declared as concurrently
executable, and (2) explicit deﬁnition of work. The former method allows one to auto-
matically split a for-loop, such that iterations are executed in parallel. This aims at the
concurrent execution of the same code on diﬀerent data. In contrast, the explicit task
deﬁnition allows one to execute arbitrary blocks of code in parallel.
The execution model of OpenMP is based on a fork-join model. A program always
starts with the execution of a sequence of instructions. A fork may split the control-ﬂow
into multiple paths which are merged at the join again. This can be recursively applied,
i. e., a single path can be split again into multiple paths (see Figure 2.11). Each single
path represents a task. Hence, OpenMP executes tasks in control-ﬂow dependencies. Data
to compute results of tasks is implicitly sent through the shared memory, i. e., OpenMP is
intended to be used in SMP. All kinds of parallelization declaration in OpenMP require the
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1: loop {
2: (a, b) = ReadInputsFromEnvironment()
3: #pragma omp sections
4: {
5: #pragma omp section
6: {
7: x = F(a)
8: }
9: #pragma omp section
10: {
11: y = G(b)
12: }
13: }
14: o = H(x, y)
15: WriteOutputsToEnvironment(o)
16: }
Figure 2.13: Translation of the ADG from Figure 2.9 to parallel code using OpenMP.
programmer to take care of data dependencies. For instance, the iterations of a loop may
have dependencies as shown in Figure 2.12. The loop computes the sum of the elements
in array a. Additional directives allow one to express these dependencies. In the given
example, the reduction directive results in the creation of a local copy of sum for each
task. After all tasks have been executed, the sum of all local copies are added and stored
in the actual (global) copy of sum. To this end, OpenMP is a quite convenient API for
parallel programming, but it still requires the programmer to partition non-loop code and
to do the dependency analysis.
Approaches to apply OpenMP to distributed memory systems have been proposed
in [66]. Modiﬁcations to the code are necessary to ensure correct recognition of data
dependencies. This is necessary due to the distributed memory system, where data has to
be explicitly sent between the computation nodes. An installation of this tool failed. For
that reason, it was not considered in the benchmarks for synthesis to cluster architectures.
The translation of the example given in Figure 2.9 is depicted in Figure 2.13. In contrast
to PThreads, the solution for OpenMP considers the given ADG as a control-ﬂow graph.
The execution of nodes is still triggered in data-ﬂow order, but only one macro step is
executed at a time. Hence, this version exploits the parallelism in a single macro step and
neglects explicit data transportation at the same time.
2.3.2.2 SmpSS
The StarSS compiler series from the Barcelona Supercomputing Center [148,169] target the
execution of DFGs on parallel architectures. A particular derivative of these compilers is
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SmpSS [139]. It allows one to execute DFGs, i. e., it allows one to execute tasks according
to their data-dependencies. This is contrary to OpenMP, which requires a structured
control-ﬂow for parallel task execution. In SmpSS, the nodes of a given DFG are described
as functions. Dependencies for each function are deﬁned by a preceding compiler directive.
Similar to OpenMP, the ADG of the example given in Figure 2.9 is considered as a DFG.
The translation of the example to parallel code using SmpSS is depicted in Figure 2.14. A
source-to-source compiler for SmpSS translates the given compiler directives to compute
the dependencies between the functions. The actual execution is triggered by calling the
functions describing the tasks. To enable data-ﬂow execution, the calls have to be enclosed
into further compiler directives.
2.3.2.3 Intel TBB and Intel Cilk
The Intel Cilk [74] is a task-based library that focuses on the concurrent execution of
recursive algorithms. For each recursive call, a new task can be generated using the Cilk
library. This is especially helpful to parallelize divide-and-conquer algorithms. A recursive
function often splits a problem into several smaller problems. Afterwards, a recursive call
is made for each sub-problem, i. e., each call is usually independent of other calls to that
function in the same recursion level. Hence, all these calls can be executed in parallel.
Recursive problem solving is not a goal in the presented synthesis methods, therefore Cilk
is not of interest.
The Intel Threading Building Blocks (TBB) [90] provides a wide collection of func-
tions to concurrently execute tasks. The range starts from loop-parallelization as done
in OpenMP to functions that allow spawning of recursive function calls. The syntax of
OpenMP is more convenient for both, programming and code creation. Similar to Cilk,
recursive problem solving is not a goal in this thesis. Hence, we did not use the Intel TBB
library for generation of parallel code.
Apart from functions to create parallel applications, the Intel TBB library provides
thread-safe classes and structures. In the context of this thesis, two important structures
are used: (1) FIFO queues and (2) atomic data types. The former is used to implement
communication in DPN applications (see Chapter 4). Atomic data types are mainly used
to provide atomic read-and-modify operations which are required in the OOO execution
in Chapter 5. To this end, we only make use of classes and structures of the Intel TBB
library. The creation of threads is left to other APIs. For that reason we neglect code
examples for Intel TBB and Cilk.
2.3.3 MPI
The message passing interface (MPI) [41] deﬁnes an interface standard to provide commu-
nication functions in architectures with distributed memory, e. g., clusters. These parallel
architectures have multiple processing units where each has its own memory. MPI functions
abstract from hardware and operating system dependent details, e. g., networking interface
and network layers, by providing a unique standard for communication functions. More-
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1: #pragma css task output(a, b)
2: function Node1(a, b) {
3: (a, b) = ReadInputsFromEnvironment()
4: }
5: #pragma css task input(a) output(x)
6: function Node2(a, x) {
7: x = F(a)
8: }
9: #pragma css task input(b) output(y)
10: function Node3(b, y) {
11: y = G(b)
12: }
13: #pragma css task input(x, y) output(o)
14: function Node4(x, y, o) {
15: o = H(x, y)
16: }
17: #pragma css task input(o)
18: function Node5(o) {
19: WriteOutputsToEnvironment(o)
20: }
21: function main() {
22: loop {
23: #pragma start
24: Node1(a, b)
25: Node2(a, x)
26: Node3(b, y)
27: Node4(x, y, o)
28: Node5(o)
29: #pragma ﬁnish
30: }
31: }
Figure 2.14: Translation of the ADG from Figure 2.9 to parallel code using SmpSS.
over, MPI applications can be executed in clusters, network-on-a-chip (NoC) architectures
and even in shared-memory systems, i. e., it aims at a broad range of architectures.
Beside the abstraction of communication, MPI provides a framework to start an appli-
cation. This is done by executing the same program on a number of speciﬁed computational
units. An MPI application follows the SPMD execution scheme: the application is exe-
cuted on all available computational units, i. e., each computational unit executes the same
instruction stream. A unique identiﬁer for each node is used to determine the actual work
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1: function main() {
2: MPI_Init()
3: MPI_Comm_rank(MPI_COMM_WORLD,&rank)
4: if (rank = 0) {
5: loop {
6: (a, b) = ReadInputsFromEnvironment()
7: MPI_Send(&a, target = 2)
8: MPI_Send(&b, target = 3)
9: }
10: } else if (rank = 1) {
11: loop {
12: MPI_Recv(&a, source = 1)
13: x = F(a)
14: MPI_Send(&x, target = 4)
15: }
16: } else if (rank = 2) {
17: loop {
18: MPI_Recv(&b, source = 1)
19: y = G(b)
20: MPI_Send(&y, target = 4)
21: }
22: } else if (rank = 3) {
23: loop {
24: MPI_Recv(&x, source = 2)
25: MPI_Recv(&y, source = 3)
26: o = H(x, y)
27: MPI_Send(&o, target = 5)
28: }
29: } else if (rank = 4) {
30: loop {
31: MPI_Recv(&o, source = 4)
32: WriteOutputsToEnvironment(o)
33: }
34: }
35: }
Figure 2.15: Translation of the DFG from Figure 2.9 to parallel code using MPI.
that has to be done. Figure 2.15 depicts the translation of the example in Figure 2.9 to
C code using MPI. The code is simpliﬁed for the sake of space but still shows the work-
ing principle: multiple-instruction-multiple-data (MIMD) execution requires that the main
function is executed by all computational units. After the initialization of MPI, each com-
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putational unit reads its identiﬁer, i. e., a consecutively numbered integer. Depending on
its identiﬁer, a computational unit executes the code for a speciﬁc node of the ADG as
shown in Figure 2.15.
The given example uses blocking communication, i. e., a call to MPI_Send or MPI_Recv
blocks until the communication has been acknowledged by the corresponding receive and
send command, respectively. Moreover, MPI provides non-blocking communication, which
is initiated by functions with similar names: MPI_ISend and MPI_IRecv. They diﬀer
in that they immediately return without waiting for ﬁnishing a communication process.
This allows one to continue computations while the actual communication is handled in
the background. A dedicated function, namely MPI_Wait, ensures that a communication
has been completed. In addition to blocking communication, values received without a
matching call to a MPI_IRecv are buﬀered by MPI. Hence, the non-blocking send and
receive functions in MPI are comparable to push() and pop() operations on FIFO queues.
They can be used to implement DPNs in systems with distributed memory.
Particular implementations of MPI make use of shared-memory in case that they are
executed in corresponding environments, e. g., pure SMP architectures or SMP clusters.
This is achieved by creating a shared area in the memory, which is then used to commu-
nicate between the diﬀerent processes on a single node. This clearly aims at the reduction
of network utilization, which can improve the communication between processes on diﬀer-
ent computational units. The actual MPI implementation that was used in this thesis is
OpenMPI.
To this end, MPI intends to deﬁne a common standard for computing in architectures
with distributed memory. Partitioning of problems and assigning work to computational
nodes has to be explicitly done by the programmer.
2.4 Parallelization in Hardware Design
Most processors execute sequential instruction streams. Historically, sequential execution
is induced by early computer architecture, i. e., processors and their memory. Although
oﬀering random access, even modern memory requires several clock cycles to get a value
from a memory address. Memories are optimized for reading consecutive cells, which can
be read clock-wise after an initialization phase. The idea behind this concept is exploitation
of the locality of data in applications, i. e., in general, there is a high probability to read a
value whose address is close to the address of the value read before. Improvements usually
focus on increasing bandwidth instead of decreasing latency, which is the key to get fast
random access. Other approaches circumvent the latency issue by reading data ahead,
which however does not solve the problem.
Although, the idea of parallel execution to increase performance is quite old [98, 171],
all parallel computers consist of a connected couple of sequential machines. Hardware
designers developed diﬀerent techniques to improve performance and to keep compatibility
to sequential execution at the same time. Some of these techniques have been considered
in the context of this thesis, and they inspired some of the presented approaches. In
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particular, this includes pipelining, OOO execution in dynamic processors and speculative
execution. This section brieﬂy introduces the principles of these techniques.
2.4.1 Pipelining
Pipelining is a simple principle for parallel computation that dates back to the late 1950s
[101, 149]. It can be applied to all kinds of processes that repeatedly apply a sequence of
actions α1; . . . ; αp to an incoming stream of objects. Instead of processing single actions
for each object one after the other, a pipelined system processes p objects ot+p,. . . , ot+1 at
every point of time t in parallel and applies thereby the actions α1; . . . ; αp to these objects
in parallel (i.e., action αi+1 is applied to object ot+p−i at time t). Pipelining is generally
used to increase the throughput of the system: Using p pipeline stages, a theoretical speed-
up by a factor p can be obtained [103] without increasing the number of actors that perform
the actions αi. Essentially all microprocessors are nowadays implemented with pipelines to
speed-up the processing of their instruction streams. However, pipelining is a much more
general parallel processing technique and can therefore also be used to create pipelines of
software threads. A very good survey on the architecture and analysis of pipelines can be
found in [149].
2.4.2 Out-of-Order Execution
Out-of-order execution is well-known in the domain of computer architecture for a long
time, originating in early work by Tomasulo [174]. Its basic idea is to execute a sequen-
tial instruction stream of a usual von-Neumann architecture in data-ﬂow order, thereby
establishing more parallelism and better load balancing of available functional units.
The arithmetic-logical unit (ALU) of a processor is one of its most important parts. It
computes actual results of instructions and usually consists of diﬀerent functions that are
implemented in hardware, e. g., adder, multiplier, bitwise operations and so on. Especially
in MIPS architectures, it is common to deﬁne an instructions set in a way, such that a single
instruction uses only one of these functions provided by the ALU. The execution model as
explained in Section 2.4.1 allows only one instruction to enter the ALU at a time, meaning
that only one function of the ALU is used at a time, while all other functions remain idle.
An intuitive approach for better utilization of these functional units in the ALU would be
to schedule several instructions to the ALU at the same time, given that these instructions
have no dependencies and use diﬀerent functions of the ALU. This approach comes with
several issues that have been solved by Tomasulo in a sophisticated manner.
The ﬁrst task is to identify instructions that are independent. A dynamic analysis
of the instruction stream allows the dynamic parallel scheduling of instructions. The
instructions are loaded into the so-called reservation station. The instruction decoder
concurrently loads several instructions into the reservation station. Each entry consists
of the op-code, the target register, and the required input operands for the execution.
The pending instruction remain in the reservation station until they are scheduled to the
functional units. In addition, the reservation station keeps track of missing input operands,
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i. e., whether an instruction needs a value which is computed by a preceding instruction that
has not been ﬁnished, yet. This is achieved by adding a tag ﬁeld to the register set which
determines whether the contained value is up-to-date and otherwise the latest instruction
that will overwrite that register. As soon as the result of an instruction is computed, the
reservation station checks whether this value is required by any instruction, and in case, it
assigns the value as input operand to the corresponding instruction. If all input operands
of an instruction are available, the instruction is ready to be scheduled. When a functional
unit is idle, the so-called dispatching unit searches for a matching instruction that is ready
to be scheduled, e. g., if the ADD functional unit is idle, the dispatcher searches for an
ADD instruction. On the contrary, the register set is not immediately updated when an
instruction ﬁnishes. The ability of processors to be interrupted by external signals and
the necessity of exception handling, e. g., a division by zero, requires special handling to
preserve an external in-order-execution behavior. This is achieved by storing results of
computations temporarily in the reorder buﬀer. Write-backs from the reorder buﬀer to the
register set can then easily be done in the original ordering of instructions, which preserves
an external visible in-order behavior. In-order write-backs of registers is also necessary for
speculative execution, which will be explained in the next section.
In Tomasulo algorithm, tracking of dependencies and immediate broadcast of com-
putations is a sophisticated mechanism to forward results. Moreover, it decouples the
forwarding mechanism from the design of functional units. Functional units implement
diﬀerent functions with diﬀerent complexities. Pipelining is often applied to these units,
not only to increase clock frequency, but also to balance maximum clock frequencies be-
tween stages of diﬀerent units. This ends up with functional units with diﬀerent pipeline
lengths, which does not require any special handling in Tomasulo's algorithm.
To this end, the scheduling of the instructions considers a window of instructions
and dispatches them according to their data dependencies and available functional units,
i. e., scheduling of instructions is driven by the data-ﬂow instead of the original sequential
ordering.
In contrast, a static analysis in a compiler with knowledge about the targeted ar-
chitecture could group independent instructions to bundles as done in explicitly parallel
instruction computing (EPIC), e. g., very large instruction word (VLIW) processor. In
VLIW architectures, a bundle of instructions is loaded from a stream and scheduled in a
single step to the processor's ALU. However, this requires a thorough preparation by the
compiler, i. e., the bundled instructions must ﬁt to the ALU architecture. Although static
analysis relieves the processor from doing this analysis, its main drawback is that existing
code requires re-compilation. Tomasulo targeted a better utilization of processors that are
capable of executing existing programs, i. e., sequential instruction streams.
2.4.3 Speculative Execution
Historically, speculation in processors has its roots in pipelined processors [119]. Pipelined
execution is state-of-the-art in the design of today's processors. Similar to a production
line, the processing of an instruction is split into several steps. A pipelined CPU pro-
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cesses several instructions in parallel; thereby each instruction is in a diﬀerent stage. The
eﬃciency of a pipelined processor strongly depends on how much its pipeline is utilized.
Optimal utilization is usually given when each stage in a pipeline is busy. Conditional
branches prevent the processor of continuously executing an instruction stream because
the result of a branch instruction is usually determined in later stages of the pipeline.
The processor is forced to stop reading the next instructions until the result of the branch
instruction is known. To compensate this weakness, processors continue executing instruc-
tions from one branch by doing speculation, i. e., they make a guess of the result of the
branch instruction. If the guess is correct, i. e., the speculatively executed instructions
are then known to be correct, no time is lost due to stalls. The other side of the coin is
that a false guess requires to remove all speculatively loaded instructions from the pipeline
and to roll-back all changes that have been done by these instructions. To conclude, the
speculation mechanism in hardware may speed up the execution and requires additional
eﬀort for its implementation. Related work in the context of this thesis is presented in
Section 1.3.
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Chapter 3
Creating Task-Based Parallelism from
Synchronous Programs
This chapter presents the ﬁrst approach of this thesis to concurrently execute SGAs. As
explained in Section 2.1.2, a synchronous program is executed by computing iteratively
its reactions to input stimuli from its environment, as depicted by the pseudo code in
Figure 2.2. A schedule for a given set of guarded actions can be found by using the data
dependencies between the actions. Building a sequence basically means to add further
scheduling dependencies, i. e., over-specifying the ordering of a set of guarded actions.
Hence, executing such a set of actions in data-ﬂow order allows one to use available paral-
lelism.
3.1 OpenMP
In [16], we present an approach to create multi-threaded C code from SGAs using the
OpenMP API. This requires to transform an ADG into a structured task graph. The
structured task graph is a representation of the control-ﬂow that ﬁts to the execution
model of OpenMP (see Section 2.3.2.1). OpenMP allows recursive forking of an instruction
stream to several sub-paths that can be executed in parallel, the so-called parallel region.
To that end, two points are important: (1) Each fork must be closed by a join that merges
exactly those paths that are created by that fork. (2) Each parallel region must be closed
by a join, before its parent parallel region is closed. We will explain these points more
detailed and formalize them later in this section.
The basic idea of the presented approach is to concurrently execute independent actions
whenever it is possible. Therefore, a fork is inserted if actions are independent, and a join
is inserted if an action depends on several actions. However, this is not a trivial task:
OpenMP does not allow one to merge single paths from diﬀerent parallel regions by a single
join. Hence, the main challenge in this approach is to avoid interleaved dependencies in
nested parallelism as shown in Figure 3.1. Figure 3.1 (a) shows an exemplary ADG with
interleaved nested parallelism. The previously described basic idea suggests to place forks
after nodes with multiple outgoing dependencies and joins before nodes with multiple
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Figure 3.1: Mapping data-ﬂow parallelism to structured parallelism : (a) shows a schematic
ADG with interleaved dependencies, (b) forks (nodes with multiple outgoing edges) and
joins (nodes with multiple incoming edges) are added. OpenMP does not support inter-
leaved task groups. Interleaving can be forced by either (c) closing the second fork earlier,
or (d) duplicating nodes, i. e., in this example node 2.
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incoming dependencies. Hence, according to that description, forks and joins would be
inserted as depicted in Figure 3.1 (b). In particular, the second fork (F2) splits the control-
ﬂow into two paths. The dependency of node 6 to node 3 and 5 requires to close the parallel
region that was created in the ﬁrst place. OpenMP requires to close the parallel region
opened by fork F2 ﬁrst. In particular, this means that all paths starting from F2 have to
be merged, which is not fulﬁlled in this graph. Figure 3.1 (c) shows a graph, where a join
for the recursively created parallel region is inserted right before its parent parallel region
is closed. The solution shown in Figure 3.1 (d) allows one to create longer paths at the
expense of duplication of actions. Although node 4 has no dependency to node 6, it has to
be joined with node 5 by join J2. To separate node 4 from the inner parallel region node
2 can be duplicated, which results in an independent path starting at fork F1.
Our approach uses the strategy to early close parallel regions. Referring to the example
in Figure 3.1, we target to map an ADG from (a) to (c). Duplication of nodes as shown in
(d) has been left because it introduces additional computational eﬀort. Its beneﬁt depends
on the actual graph and the actual targeted hardware: A static analysis and rating of the
beneﬁts of a node duplication requires precise knowledge about the computational eﬀort
of a node which depends on the targeted hardware. This conﬂicts with our principle to
make decisions about the actual target as late as possible.
3.1.1 From Data-Flow Graphs to Structured Graphs
In the following, we present an algorithm to transform an ADG to a structured graph.
We assume that an ADG is given as described in Section 2.1.3. Our transformation to a
structured graph from an ADG only adds nodes and edges, i. e., it makes no modiﬁcations
to the existing nodes or edges of the ADG. Hence, the structured graph can be considered as
an overlay which adds explicit scheduling information. The remaining part of this section
is structured as follows: We start with a structural description and formal deﬁnition of the
structured graph. A list of restrictions will deﬁne a valid structured graph, which gives a
more detailed insight of the requirements for the transformation. Finally, the pseudo code
of our transformation gives a formal description of the algorithm and its understanding is
deepened by means of a set of examples.
3.1.1.1 Structured Graph
A structured graph represents a static schedule of a given ADG. It makes use of existing
parallelism in the ADG by including synchronization points to explicitly split and merge the
control-ﬂow. In addition to the existing deﬁnition of ADGs (see Deﬁnition 4), a structured
graph can have fork and join nodes and an additional type of dependencies to indicate
scheduling dependencies. Scheduling dependencies deﬁne the control-ﬂow in an ADG,
which allows one to do a straight-forward mapping from the structured graph to OpenMP
code. We begin with a deﬁnition of additional node types: Fork and join nodes.
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Deﬁnition 9 (Fork and Join Nodes). Fork and Join denote the type of nodes that are
used to fork and join, respectively, the control-ﬂow in a structured graph. We furthermore
deﬁne the operator n = t, with n is a node and t ∈ {Fork, Join}:
• n = Fork↔ n is a fork
• n = Join↔ n is a join
• ¬(n = Fork) ∧ ¬(n = Join)↔ n is an SGA
The new dependency type for building structured graphs is deﬁned as follows:
Deﬁnition 10 (Scheduling Dependency Type). sched denotes a scheduling dependency
which explicitly forces the control-ﬂow to follow a speciﬁc path in a graph. The set of
dependency types for structured graphs is given as D′ = {immediate, delayed, sched}.
The additional node and edge types allow one to deﬁne the structured graph:
Deﬁnition 11 (Structured Graph of an ADG). Let G = (VG, EG) be an ADG according
to Deﬁnition 4. The structured graph is a graph SG = (V,E) consisting of vertices V =
{v | v ∈ VG ∨ v = Fork ∨ v = Join}, representing the guarded actions, forks and joins,
and directed edges E ⊆ D′ × V × V representing the dependencies between the actions,
where D′ = {immediate, delayed, sched} deﬁnes the set of all dependencies that are valid in
a structured graph.
Note that V ′ denotes the set of nodes which contains all SGAs from the original ADG and
optionally additional fork and join nodes, i. e., no SGAs are added, removed or modiﬁed.
Deﬁnition 11 is only a structural deﬁnition of a structured graph. In the following, we will
deﬁne a valid structured graph which is a structured graph that allows one to do the targeted
straightforward synthesis. This requires to impose restrictions to the structural deﬁnition
of the structured graph. Figure 3.2 prints functions to formally impose these restrictions
in Deﬁnition 12, which deﬁnes a valid structured graph. numPre(n) and numSuc(n) (see
lines 1f in Figure 3.2) denote the functions to determine the number of predecessors and
successors, respectively, of node n. Function hasSchedulingPath determines whether a node
n2 is directly or indirectly scheduling dependent on another node n1. Node n2 is directly
scheduling dependent on node n1 if they are connected by a scheduling dependency (see
line 4 in Figure 3.2). An indirect scheduling dependency from n1 to n2 is given if there
exists a sequence of nodes (line 5) such that node n1 has a scheduling dependency to
the ﬁrst node of the sequence (line 6), each adjacent pair of nodes in the sequence has a
direct scheduling dependency (line 7) and the last node of the sequence has a scheduling
dependency to n2 (line 8). Finally, matchFJ denotes the function that determines whether
the given fork node f and join node j are a matching pair. This is the case if the number
of scheduling paths leaving fork node f and leading to join node j are equal (line 13) and
if all outgoing scheduling paths of fork node f are closed by the join node j (line 14) and if
all incoming scheduling paths to join node j are opened by fork node f (line 15). To this
end, we can deﬁne a valid structured graph:
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1: function numPre(n) = |{v | v ∈ V ∧ ∃(sched, v, n) ∈ E}|
2: function numSuc(n) = |{v | v ∈ V ∧ ∃(sched, n, v) ∈ E}|
3: function hasSchedulingPath(n1, n2) {
4: return (sched, n1, n2) ∈ E∨
5: (∃v1, . . . , vi ∈ V, i ≥ 1.
6: (sched, n1, v1) ∈ E∧
7: (∀k = 1, . . . , i− 1.(sched, vk, vk+1) ∈ E)∧
8: (sched, vi, n2) ∈ E)
9: }
10: function matchFJ(f, j) {
11: sucf = {v | v ∈ V ∧ ∃(sched, f, v) ∈ E}
12: prej = {v | v ∈ V ∧ ∃(sched, v, j) ∈ E}
13: return |sucf | = |prej|∧
14: ∀s ∈ sucf .|{p | p ∈ prej ∧ hasSchedulingPath(s, p)}| = 1∧
15: ∀p ∈ prej.|{p | s ∈ sucf ∧ hasSchedulingPath(s, p)}| = 1
16: }
Figure 3.2: Pseudo code for several functions to impose restrictions required by Deﬁni-
tion 12. Assume SG = (V,E) is given, then numPre and numSuc return the number of
predecessors and successors, respectively. hasSchedulingPath(n1, n2)↔ if n1 has a direct or
indirect scheduling dependency to n2. matchFJ(f, j) returns true iﬀ fork f and join j are
a matching pair.
Deﬁnition 12 (Valid Structured Graph of ADG). Let SG = (V,E) be the structured graph
of an ADG. SG is a valid structured graph if it fulﬁlls all of the following requirements:
1. A SGA in a valid structured graph must have at most one predecessor and at most
one successor. Formally:
(n ∈ V ∧ ¬(n = Fork) ∧ ¬(n = Join))↔ (numPre(n) ≤ 1 ∧ numSuc(n) ≤ 1).
The number of predecessors or successors can be 0 in case that node n is the very
ﬁrst node or very last node, respectively, that has to be scheduled.
2. A fork must have at most one predecessor and at least two successors. Formally:
(n ∈ V ∧ n = Fork)↔ (numPre(n) ≤ 1 ∧ numSuc(n) > 1).
3. A join must have at least two predecessors and at most one successor. Formally:
(n ∈ V ∧ n = Join)↔ (numPre(n) > 1 ∧ numSuc(n) ≤ 1).
4. A graph must have a uniquely determined root, i. e., the control-ﬂow starts at exactly
one node. Formally:
|{n | n ∈ V ∧ numPre(n) = 0}| = 1.
Due to the requirement of a join node to have two or more predecessors, the root node
must be an SGA or a fork node.
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5. A graph must have a uniquely determined last node, i. e., the control-ﬂow stops at
exactly one node. Formally:
|{n | n ∈ V ∧ numSuc(n) = 0}| = 1.
Due to the requirement of a fork node to have two or more successors, the last node
must be an SGA or a join node.
6. If SG has an immediate dependency between two SGAs n1 and n2, then there must
be a scheduling path from n1 to n2 . Formally:
(immediate, n1, n2) ∈ E → hasSchedulingPath(n1, n2).
7. Each fork node must have exactly one matching join node, i. e., all paths opened by a
fork must be merged by a single join. Conversely, all paths that are merged by a join
must be opened by a single fork node. Formally:
∀f ∈ {n | n ∈ V ∧ n = Fork}.|{j | j ∈ V ∧ j = Join ∧matchFJ(f, j)}| = 1 ∧
∀j ∈ {n | n ∈ V ∧ n = Join}.|{f | f ∈ V ∧ f = Fork ∧matchFJ(f, j)}| = 1
8. Parallelism can be nested but must not be interleaved. Let f1 be a fork and j1 be the
matching join of f1. If a fork f2 is scheduled after f1 and before j1, then the matching
join must be also scheduled before j1. Formally:
(matchFJ(f1, j1) ∧matchFJ(f2, j2) ∧
hasSchedulingPath(f1, f2) ∧ hasSchedulingPath(f2, j1))→
hasSchedulingPath(j2, j1).
Note that this restriction is a consequence of restriction 1, 2, 3 and 7.
Function matchFJ in addition to the restrictions of Deﬁnition 12 allows one to give a formal
deﬁnition of parallel regions, which was only verbally explained until now:
Deﬁnition 13 (Parallel Region, Child Parallel Region and Parent Parallel Region). A
parallel region P describes a set of paths created by a fork node f and merged by its matching
join node j. Formally:
matchFJ(f, j)→
P (f, j) = {f, j} ∪ {v | v ∈ V ∧ hasSchedulingPath(f, v) ∧ hasSchedulingPath(v, j)}
If P (f2, j2) ⊂ P (f1, j1) holds for two parallel regions P (f1, j1) and P (f2, j2), then parallel
region P (f2, j2) is a child parallel region of P (f1, j1), and P (f1, j1) is called parent parallel
region of P (f2, j2)
Restrictions 2 and 3 in Deﬁnition 12 require a parallel region to consist of two or more
paths. Restrictions 7 and 8 require a child parallel region to be part of only one of these
paths. In particular, paths created by a fork of a parallel region can only be merged by
its matching join but not by a join of a child parallel region: Actions and forks allow only
one incoming scheduling dependency (see restrictions 1 and 2) and the join node of a child
parallel region merges only paths of its matching fork (see restrictions 7 and 8). For that
reason, a child parallel region must be a proper subset of its parent parallel region.
In the following, the expression structured graph will always refer to a valid structured
graph, i. e., we always assume validity. Moreover, an open parallel region or open fork,
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respectively, refers to the state of a fork during the structuring algorithm, where a matching
join has not yet been inserted. In particular, a fork represents the beginning and the
matching join marks the end of a parallel region. If a matching join has not been scheduled
for a fork then the structuring algorithm can still schedule nodes after that fork. In contrast,
a closed parallel region does not allow one to schedule any further nodes.
3.1.1.2 Pseudo Code
Deﬁnition 12 is a restriction to structured graphs derived from ADGs but still permits
diﬀerent valid structured graphs for a single ADG (see introductory example in Figure 3.1).
The pseudo code of our structuring algorithm is split into several parts. Our method is to
traverse the given ADG in data-ﬂow order and to iteratively add scheduling information.
During these iterations, we add fork and join nodes at corresponding points, i. e., a fork
node is inserted if the control-ﬂow can be split to enable parallel execution and a join node
is inserted as a barrier to synchronize SGAs.
Figure 3.3 contains the main loop (see function structureGraph), which iteratively selects
nodes and initiates their scheduling. Figure 3.4 contains the functions to schedule actions
and to insert fork nodes which are called by the function structureGraph. The function to
insert and schedule join nodes is printed in Figure 3.5. Additional functions to schedule
joins are required. They are printed in Figure 3.5 and 3.6. Some of the functions make use
of functions shown in Figure 3.2.
We assume that the graph SG = (V,E) is globally deﬁned and already initialized with
SG = G, i. e., the actions and edges from the original ADG have been copied to the
structured graph. The traversal of the ADG requires to keep track of already scheduled
nodes. Therefore, we deﬁne the set Vsched (see line 1 in Figure 3.3). Conversely, the set
of unscheduled nodes can be deﬁned as given in line 2. Function lastNodes(n) (lines 3-9)
determines the set of nodes that has been scheduled last after the node n, i. e., all nodes
that have a scheduling path (see function hasSchedulingPath) from node n and that do not
have a scheduled succeeding node.
Function disjRel(relations) (see line 10-16 in Figure 3.3) merges mappings with non-
disjunctive values. In particular, the function gets a list of tuples (relations). Each tuple
represents a pair of sets, and all tuples have to be of the same type. The basic idea
of disjRel is to join two tuples in relations when the secondary sets of these tuples are
non-disjunctive. Obviously, this may apply to more than two tuples. For instance, let
(a1, b1), (a2, b2), (a3, b3) ∈ relations with b1 ∩ b2 6= {} and b2 ∩ b3 6= {}, i. e., the secondary
sets of the ﬁrst and second tuple and the secondary sets of the second and third tuple are
non-disjunctive. For that reason, all tuples have to be merged. A set of tuples is merged
by merging all primary sets and secondary sets, respectively. For the given example the
result is (a1 ∪ a2 ∪ a3, b1 ∪ b2 ∪ b3).
Function structureGraph (see line 17ﬀ in Figure 3.3) is the actual function to add schedul-
ing information to get a structured graph. It iteratively adds scheduling dependencies by
traversing the ADG in data-ﬂow order (see line 18ﬀ). First step in a single iteration is to
determine the set of nodes that is ready to be scheduled (line 19). Note that the set of
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1: Vsched = {}
2: function Vunsched = V \ Vsched
3: function lastNodes(n) {
4: suc = {v | v ∈ Vsched ∧ (sched, n, v) ∈ E}
5: if (suc = {}) then
6: return {n}
7: else
8: return ∪s∈suc lastNodes(s)
9: }
10: function disjRel(relations) {
11: dr := (∀(a, b) ∈ relations. (∃(A,B) ∈ dr.(a ⊆ A ∧ b ⊆ B)))∧
12: (∀(a1, b1), (a2, b2) ∈ relations.((b1 ∩ b2 6= {}) ∨ (b1 ∪ b2 = {})→
13: ∃(A,B) ∈ dr. ((a1 ∪ a2) ⊆ A ∧ (b1 ∪ b2) ⊆ B)))∧
14: (∀(a1, b1), (a2, b2) ∈ dr.(a1, b1) 6= (a2, b2)→ b1 ∩ b2 = {})
15: return dr
16: }
17: function structureGraph() {
18: while (Vunsched 6= {}) {
19: Vschedulable = {v | v ∈ Vunsched∧ 6 ∃v′ ∈ Vunsched.(immediate, v′, v) ∈ E}
20: dep = {({v}, S3) | v ∈ Vschedulable∧
21: S1 = {s | s ∈ Vsched ∧ (immediate, s, v) ∈ E}∧
22: S2 = {s | s ∈ S1∧ 6 ∃s′ ∈ S1.hasSchedulingPath(s′, s)}∧
23: S3 =
⋃
s∈S2 lastNodes(s)}
24: dr = disjRel(dep)
25: if (¬scheduleForks(dr)) then
26: if (¬scheduleActions(dr)) then
27: scheduleJoins(dr)
28: }
29: scheduleFinalJoin()
30: }
Figure 3.3: Pseudo code for structuring a DFG for execution using OpenMP (Part 1/4):
function StructureGraph is the main function, further functions are explained in Fig-
ures 3.4 and 3.5 and 3.6
nodes that will be actually scheduled may only be a subset of the schedulable nodes. At
that point of time, it is not clear which nodes of this set are going to be actually scheduled.
The function must now determine from which nodes a scheduling dependency will be added
in case that a schedulable node is actually scheduled.
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31: function scheduleForks(dr) {
32: dr′ = {(Vg, Dg) | (Vg, Dg) ∈ dr ∧ |Vg| > 1 ∧ |Dg| ≤ 1}
33: forall (Vg, Dg) ∈ dr′ {
34: f = CreateForkNode()
35: V = V ∪ {f}
36: E = E ∪ (⋃d∈Dg(sched, d, f)) ∪ (⋃v∈Vg(sched, f, v))
37: scheduled = scheduled ∪ {f} ∪ Vg
38: }
39: return (dr′ 6= {})
40: }
41: function scheduleActions(dr) {
42: dr′ = {(v,Dg) | (Vg, Dg) ∈ dr ∧ Vg = {v} ∧ |Dg| ≤ 1}
43: forall (v,Dg) ∈ dr′ {
44: E = E ∪ (⋃d∈Dg(sched, d, v))
45: scheduled = scheduled ∪ {v}
46: }
47: return (dr′ 6= {})
48: }
Figure 3.4: Pseudo code for structuring a DFG for execution using OpenMP (Part 2/4):
Functions to schedule actions and to insert forks.
A dependency mapping dep is created which contains a tuple for each node that is ready
for scheduling (lines 20ﬀ). Each tuple consists of the schedulable node v and the set of
nodes from which a scheduling dependency would be added with respect to the actual state
of the structuring graph (line 21-23). The latter set is determined in three steps: (1) Set
S1 contains all preceding nodes of v with an immediate dependency (line 21). (2) Set S2
neglects all nodes in S1 that already have a scheduling path to another node in S1 (line 22).
This refers to implicit scheduling (see requirement 6 of Deﬁnition 12): A node n2 that has
to be scheduled after another node n1, will implicitly be scheduled after all other nodes
that are scheduled before n1. This allows one in some cases to reduce synchronization
overhead, e. g., in Example 4. Finally, (3) Other nodes might have been scheduled after
the nodes in set S2. To ensure the requirements 1, 2 and 3 in Deﬁnition 12, we compute S3
which contains the last scheduled nodes after the nodes in S2 (line 23). This determines
the actual nodes from which the dependencies have to be created.
Application of disjRel to dep merges schedulable nodes with non-disjunctive sets of
potential preceding nodes (line 24). This is essential to recognize parallelism and necessity
for synchronization, i. e., whether a fork node or a join node, respectively, has to be inserted.
As a result, dr will contain three diﬀerent types of tuples. Thereby, the size of the sets
in a tuple are the determining factor: (1) A 1-1-relation denotes a sequential scheduling
dependency, (2) a 1-n-relation allows one to fork the control-ﬂow into several paths, and
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49: function getOpenParentForks(node) =
50: {f | f ∈ V ∧ f = Fork ∧ node ∈ lastNodes(f)∧
51: 6 ∃j ∈ V .(j = Join ∧matchFJ(f, j))}
52: function commonForks(Vg) =
53:
⋂
v∈Vg getOpenParentForks(v)
54: function latestOpenCommonFork(Vg) = fc with
55: {fc} := commonForks(Vg) \
⋃
f∈commonForks(Vg) getOpenParentForks(f)
56: function openNonCommonForks(Vg) =
57: (
⋃
v∈Vg getOpenParentForks(v)) \ commonForks(Vg)
58: function scheduleJoins(dr) {
59: dr′ = {Dg | (Vg, Dg) ∈ dr ∧ |Dg| > 1}
60: fc÷ = {(Dg, openNonCommonForks(Dg)∪
61: {latestOpenCommonFork(Dg)}) |Dg ∈ dr′}
62: fc = disjRel(fc÷)
63: forall (Dg, fc) ∈ fc
64: closeForkPartially(Dg)
65: return (dr′ 6= {})
66: }
Figure 3.5: Pseudo code for structuring a DFG for execution using OpenMP (Part 3/4):
Functions to insert joins, i. e., close parallel regions opened by forks.
(3) a n-l-relation requires to synchronize several paths. Each type of tuple is assigned to a
function that is dedicated to schedule a speciﬁc type of node.
We use the functions scheduleForks, scheduleActions and scheduleJoins to schedule fork,
action and join nodes, respectively (line 25-27). Each function gets the complete list of
relations and is responsible for itself to select relevant tuples. The return value of the
scheduling function tags whether one or more nodes have been scheduled by the scheduling
function. In case that one or more nodes were scheduled, the set dr may potentially change
and has to be determined again. To this end, only one function is permitted to schedule
nodes per iteration, which requires the nested if-then-statement. Note that the ordering
of the calls in line 25-27 in Figure 3.3 to schedule nodes is not ﬁxed. We choose the given
ordering because our goal is to create parallelism as early as possible and to keep paths
open as long as possible, i. e., we prefer to schedule fork nodes before actions and actions
before join nodes. After all actions in a graph have been scheduled, some parallel regions
might still be open. They are closed by using the function scheduleFinalJoin (line 29).
The code for the functions to schedule fork nodes and actions is printed in Figure 3.4.
dr is the set of tuples describing the relation of schedulable nodes to nodes from which
a scheduling dependency has to be added. A fork is added for each tuple where two
or more nodes depend either on no node or on the same (single) node (line 32), which
is necessary to fulﬁll requirement 2 of Deﬁnition 12. The former case is a special case
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67: function closeForkPartially(Dg) {
68: f = latestOpenCommonFork(Dg)
69: sucall = {n | (sched, f, n) ∈ E}
70: succlose = {n | n ∈ sucall ∧ ∃d ∈ Dg.hasSchedulingPath(n, d)}
71: if (sucall = succlose) then
72: closeFork(f)
73: else
74: fsplit = CreateForkNode()
75: V = V ∪ {fsplit}
76: E = E \ {(sched, f, n) | n ∈ succlose}
77: E = E ∪ {(sched, f, fsplit)} ∪ {(sched, fsplit, n) | n ∈ succlose}
78: scheduled = scheduled ∪ {fsplit}
79: closeFork(fsplit)
80: }
81: function getNextChildForks(n) {
82: fallChilds = {f | f ∈ Vsched ∧ f = Fork∧
83: 6 ∃j ∈ V .j = Join ∧matchFJ(f, j)∧
84: hasSchedulingPath(n, f)}
85: return {f | f ∈ fallChilds∧ 6 ∃f ′ ∈ fallChilds.hasSchedulingPath(f ′, f)}
86: }
87: function closeFork(f) {
88: cf = getNextChildForks(f)
89: forall f ′ ∈ cf
90: closeFork(f ′)
91: L = lastNodes(f)
92: j = CreateJoinNode(f)
93: V = V ∪ {j}
94: E = E ∪ {(sched, l, j) | l ∈ L}
95: scheduled = scheduled ∪ {f}
96: }
97: function scheduleFinalJoin() {
98: L = {n | ∀v ∈ V .(sched, n, v) 6∈ E}
99: scheduleJoins({{}, L})
100: }
Figure 3.6: Pseudo code for structuring a DFG for execution using OpenMP (Part 4/4):
Functions to insert joins, i. e., close parallel regions opened by forks.
that occurs in the very ﬁrst scheduling iteration: If parallelism is available in the very
ﬁrst iteration, the corresponding nodes will not depend on any preceding nodes. Hence,
the control-ﬂow has to start with a fork. For each tuple (line 33) a new fork is created
(lines 34f). Scheduling dependencies are added from the possibly given single node in Dg
48 Creating Task-Based Parallelism from Synchronous Programs
to the newly created fork, which splits the control-ﬂow to the schedulable nodes in Vg
(line 36). The newly created fork and the nodes in VG belong now to the scheduled nodes
(line 37). Analogously, scheduleActions selects all tuples in dr with a 1-1-relation (line 42),
i. e., when one schedulable node depends on no node or exactly on one (single) node (see
requirement 1 of Deﬁnition 12. Similar to the scheduling of forks, the latter case is a special
case that occurs in the very ﬁrst iteration. If only one action can be scheduled in the very
ﬁrst iteration, Dg will have no elements. To this end, the scheduling of SGAs requires no
additional nodes. Only a scheduling dependency from the possibly given single node d is
added (line 44) and the schedulable node v is added to the set of scheduled nodes (line 45).
The function to schedule join nodes is given in Figure 3.5, lines 58ﬀ. The idea of
scheduling a join is similar to closing a fork, which requires several helper functions. The
information for determining a fork to close is given by a set of nodes which describe the
paths that have to be closed. To properly close a fork, we must determine all open parent
forks of each path that has to be closed. An open parent fork is a fork that has no matching
join and that has a scheduling path to node node (line 49-51). The intersection of all open
parent forks of a set Vg determines the set of common open forks (lines 52f). The latest
common open fork determines the fork that has a path to all nodes in Vg but no path to
any other common open fork (lines 54f). This means that latestOpenCommonFork deﬁnes
the fork that has to be closed to merge the control-ﬂow of a set of nodes given as Vg. As a
consequence, non-common open forks (lines 56f) of a set of nodes Vg must be closed, too.
Similar to the other scheduling functions, scheduleJoins selects all tuples from dr that
are of interest, i. e., those tuples with a n-l-relation (see requirement 3 of Deﬁnition 12).
Function scheduleJoins only adds join nodes to the structured graph, i. e., no SGAs are
scheduled. Hence, when the relevant information from dr is ﬁltered, it is suﬃcient to store
the sets of paths that have to be closed. As a consequence, dr′ contains only the last nodes
of the paths that have to be merged (line 59). The next step is to create a mapping from
these nodes to the set of forks that have to be closed (lines 60f). The basic idea to determine
the set of forks is to consider requirement 4 of Deﬁnition 12, i. e., all paths that have to
be closed must have a uniquely determined root node. All paths will follow a common
control-ﬂow and split at the fork which is deﬁned by the function latestOpenCommonFork.
This fork deﬁnes the fork that has to be closed. Moreover, requirement 8 of Deﬁnition 12
involves that all child parallel regions of that fork have to be closed, too. These parallel
regions are opened by the set of non-common forks. Thus, fc÷ results in the set of open
non-common forks in addition to the latest common fork (lines 60f). Although the sets in
dr′ are disjunctive, the forks that have to be closed for diﬀerent sets may be non-disjunctive.
Application of disjRel merges tuples that have non-disjunctive lists of forks (line 62). Each
of the resulting tuples is again a mapping of a list of nodes Dg to a set of forks. The latter
is a side product of disjRel, which is not required anymore. The essential information is
the new set enumerating the nodes that mark the paths that have to be merged. This set
is given to the function closeForkPartially, which is explained in the following.
Figure 3.6 depicts the functions that actually add join nodes to close fork nodes. In the
OpenMP execution model, fork and join nodes represent synchronization points. While fork
nodes create parallelism, join nodes technically represent barriers to synchronize several
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paths. Hence, to keep the synchronization overhead low, only nodes that have to be closed
should be closed. Paths that do not have to be merged but that are created by a fork
that has to be closed, should be kept open if possible. Therefore, we have two diﬀerent
implementations of functions to close a fork partially and completely, respectively.
Function closeForkPartially closes only speciﬁc paths of a fork. Requirement 7 of Deﬁ-
nition 12 prohibits to partially join paths of a fork. A way to achieve partial merging is
to add a sub-fork behind the actual fork and before the succeeding nodes that belong to
the paths that have to be closed. First, the function determines the latest open common
fork (line 68). This is the only fork for a given set Dg which can be partially closed. All
non-common forks have to be closed completely. Next step is to get all directly succeeding
nodes of the fork (line 69) and to determine the set of successors that start a path that has
to be closed (line 70). If both sets are equal then all paths have to be closed (line 72), which
is done by function closeFork. In case that sucall ⊃ succlose, only a part of the paths have
to be closed. To leave other paths of f open, we insert a new fork (lines 74f) and redirect
scheduling dependencies to the paths that have to be closed from f to fsplit (lines 76-78).
The newly created fork is added to the set of scheduled nodes (line 79) and is a sub-fork
of f . All paths that have to be closed start at the newly created fork fsplit, while all paths
that should be kept open still start at the old fork f . Hence, by closing the newly created
fork, we close only those paths that have to be closed (line 80).
As already mentioned, our structuring algorithm uses the early-join strategy, i. e., when
a parallel region is closed, all of its child parallel regions are closed, too. Function
getChildForks is a helper function (lines 81ﬀ) to determine the open parallel regions in
a path that start after node n. In particular, the result is computed by (1) determining
the complete set containing all child forks of n, i. e., all forks that are scheduled after
the given node (line 82-84), and (2) removing all forks that are scheduled after a node in
fallChilds, i. e., after another fork that belongs to the complete set of child forks (line 85).
Thus, the function returns only the next level of nested regions, i. e., not the nested regions
in already nested regions of the path starting at node n. Function closeFork (lines 87ﬀ)
closes the given fork f completely. In contrast to the function closeForkPartially, it does
not consider sub-forking. First, application of closeFork to each nested region (lines 89f)
recursively closes all nested regions to fulﬁll requirement 8 of Deﬁnition 12. Afterwards,
the last nodes that have been scheduled after fork f are determined (line 91) to connect
them to the newly created join (lines 92ﬀ).
A call to scheduleFinalJoin is necessary to close potential open forks after all actions
have been scheduled. This is accomplished by determining the set of nodes that have no
outgoing scheduling dependency. This set is given to scheduleJoins, which will add a join
for the given set of nodes and joins for potential child parallel regions. In case that the
set consists only of a single node, it will be neglected by scheduleJoins, which adds joins
only for tuples (Vg, Dg) with |Dg| > 1. To this end, a call to scheduleFinalJoin ensures that
requirements 5 and 7 of Deﬁnition 12 are fulﬁlled.
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Figure 3.7: Example 1: ADG, structuring steps and the ﬁnal structured graph.
3.1.1.3 Examples
This section deepens the understanding of Section 3.1.1.2, which presented the pseudo code
of our structuring algorithm. We will consider a set of examples that demonstrate diﬀerent
cases that can appear in the structuring procedure. Each example starts from the ADG
presentation and will apply the structuring algorithm to the given ADG. Line numbers
will thereby refer to the pseudo code given in Figure 3.3, 3.4, 3.5 and 3.6. The examples
show several steps, particularly one iteration of structureGraph per step until the struc-
turing is completed. All exemplary ADGs have only immediate dependencies. Delayed
dependencies are not considered in the structuring algorithm and have been neglected for
better visualization. Generally, the direction of edges show the ﬂow order, i. e., A → B
means that B depends on a value of A. Transparent nodes represent unscheduled actions,
red colored nodes represent schedulable nodes and a blue ﬁll color denotes that the corre-
sponding node has been scheduled. Finally, blue edges show scheduling dependencies and
their direction deﬁnes the control-ﬂow direction.
Examples 1-4 are recommended to get familiar with scheduling of actions and forks.
Scheduling of join nodes is obviously mandatory but quite trivial for these examples. More
subtle cases of scheduling joins, e. g., of nested parallelism, are given in the remaining
examples.
Example 1 Figure 3.7 shows the structured graph that was initialized with an ADG as
follows:
SG1 = ({1, 2, 3}, {(immediate, 1, 2), (immediate, 1, 3), (immediate, 2, 3)})
The ﬁrst example shows an ADG that provides no parallelism, i. e., all nodes have to
be sequentially scheduled. A step-by-step execution of structureGraph(SG1) results in the
following behavior:
• Iteration 1: Node 1 can be scheduled, i. e., Vschedulable = {1} (line 19). The node has
no predecessors, i. e., dep = {({1}, {})} (line 20). Function disjRel results in dr = dep
because dep consists only of one tuple (line 24). The tuple in dr has a 1-0-relation,
i. e., one node depends on no other node. A call to function scheduleForks returns false
because it will only schedule n-1-relations and n-0-relations, respectively (line 32).
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Hence, scheduleActions is called next (line 26), which schedules the ﬁrst node. No
scheduling dependencies are added because there are no predecessors to the scheduled
actions (line 44). The action itself is added to the set of scheduled nodes (line 45)
and will appear in blue color in the following iterations.
• Iteration 2: Only node 2 is schedulable in the second iteration: It has a dependency
to node 1, which already has been scheduled, i. e., Vschedulable = {2} (line 19). The
computation of dep is still quite trivial: Node 2 has an immediate dependency from
node 1, i. e., S1 = {1} (line 21). The list contains only one element, therefore S2 = S1.
Because node 1 is already the last scheduled node in the corresponding path, S3 turns
out to be S2 = S1 = {1}. Similar to the ﬁrst iteration, no fork is added because
the list contains no potential parallelism. As a consequence, scheduleActions is called
next (line 26), which schedules the node 2. Node 1 is the set of predecessors and a
scheduling dependency is added from node 1 to node 2 (line 44). Finally, node 2 is
added to the set of scheduled nodes (line 45).
• Iteration 3: Node 3 remains after the second iteration and is now listed in the set
of schedulable node (line 19). The dependency mapping dep results in {({3}, {2})}
(lines 20ﬀ), which is computed as follows: S1 lists the source node of the incoming
immediate dependencies, i. e., S1 = {1, 2} (line 21). The nodes in S1 that have
a scheduling dependency to another node in S1 are neglected in S2, i. e., S2 = {2}
(line 22). This is explained as follows: Node 2 is scheduled after node 1, and therefore,
every node that is scheduled after node 2 is implicitly scheduled after node 1. Hence,
node 1 does not have to be listed anymore. The advantage of ﬁltering this node is not
given in this example, but later in Example 4. S3 turns out to be {2} because node
2 is already the last scheduled node in the corresponding path (line 23). As a result,
dr = {({3}, {2})} denotes the targeted scheduling dependency from node 2 to node 3
(line 24). The actual scheduling of node 3 proceeds similar to the scheduling of node
2: Function scheduleForks returns false, since dr contains only 1-1-relations. Function
scheduleActions adds a scheduling dependency from node 2 to node 3. Furthermore,
it adds node 3 to the set of scheduled nodes.
• Final Join: All nodes are scheduled now, i. e., Vunsched = {}, and the iterative schedul-
ing stops now. Function scheduleFinalJoin will have no eﬀect, because there is a
uniquely determined node without outgoing scheduling dependencies as postulated
by requirement 5 of Deﬁnition 12.
To this end, the resulting structured graph is given as
SG1 = ({1, 2, 3},
{(immediate, 1, 2), (immediate, 1, 3), (immediate, 2, 3), (sched, 1, 2), (sched, 2, 3)})
Example 2 Figure 3.8 shows the structured graph that was initialized with an ADG as
follows:
SG2 = ({1, 2}, {})
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Figure 3.8: Example 2: ADG, structuring steps and the ﬁnal structured graph.
This ADG shows two nodes that are completely independent of each other. It is useful
to demonstrate the special case of scheduling a fork in the very ﬁrst iteration, scheduling
of concurrent nodes and scheduling of a ﬁnal join after all nodes have been scheduled. A
step-by-step execution of structureGraph(SG2) results in the following behavior:
• Iteration 1: Node 1 and node 2 have no incoming dependencies and can be selected
for scheduling, i. e., Vschedulable = {1, 2} (line 19). The computation of the dependency
mapping (line 20) yields dep = {({1}, {}), ({2}, {})}. Function disjRel computes the
non-disjunctive mapping with respect to the dependencies. Thereby, empty lists
are considered to be non-disjunctive (line 12). As a result, the function returns
dr = {({1, 2}, {})} (line 24). The single tuple in dr has a n-0-relation and is handled
by scheduleForks (lines 32ﬀ). A new fork F1 is created (line 34) and connected with
scheduling dependencies to the schedulable nodes (line 36). There is no need to add
an incoming scheduling dependency to the fork, because no predecessor is available.
The newly created fork and the scheduled nodes are added to the set of scheduled
nodes (line 37).
• Final Join: All nodes are scheduled now, i. e., Vunsched = {}, and the iterative schedul-
ing stops now. A call to function scheduleFinalJoin computes the set of nodes without
scheduling dependencies, which results in L = {1, 2} (line 98). Note that it is gen-
erally not suﬃcient to add a single node that merges the paths of the given set of
nodes. Multiple parallel regions might still be open, which requires to add a join for
each region. For that reason, the regular function to schedule joins is used to close
all open parallel regions.
The next step is to call function scheduleJoins (line 99), which starts with the compu-
tation of dr′. This is the ﬁltered list of dr which contains only those elements with two
or more predecessors, i. e., in this case dr′ = {{1, 2}}. This list is mapped to a list of
tuples fc÷, where each tuple consists of the origin list of nodes that have to be merged
(Dg = {1, 2}) and a list of forks that have to be closed to merge the paths ending at
the nodes inDg. The latter is computed as the union of openNonCommonForks({1, 2})
and lastOpenCommonFork({1, 2}) (lines 60f). Both functions need to compute the
result of getOpenParentForks(1) = {F1}, getOpenParentForks(2) = {F1} (line 49-51)
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and commonForks({1, 2}) = {F1} ∩ {F1} = F1 (lines 52f). Further steps result
in a call to openNonCommonForks({1, 2}) = ({F1} ∪ {F1}) \ {F1} (lines 56f) and a
subsequent call to latestOpenCommonFork({1, 2}) = {F1} \ {} = F1 (lines 54f) with
getOpenParentForks(F1) = {} (line 55, lines 49-51). To this end, fc÷ is determined
to fc÷ = {({1, 2}, {F1})}. Because fc÷ consists only of a single element, a call to
function disjRel will have no eﬀect, i. e., the set of forks that have to be closed are
determined to fc = fc÷ = {F1}.
The call to closeForkPartially (line 64) detects that F1 has to be completely closed, and
therefore, it calls closeFork. F1 is the only fork and no nested parallel regions have to
be closed (lines 88-90). Final steps in the execution of closeFork are the computation
of L = {1, 2} (line 91) and the creation of a new join node which merges the path
by connecting all nodes in L to the newly created join node (line 94). Note that the
naming of a new join is ﬁt to the name of its matching fork. Finally, the new join
node is added to the set of scheduled node (line 95). This will have no eﬀect, because
the structuring algorithm is ﬁnished at that point.
To this end, the resulting structured graph is given as
SG2 = ({1, 2, F1, J1}, {(sched, F1, 1), (sched, F1, 2), (sched, 1, J1), (sched, 2, J1)})
Example 3 Figure 3.9 shows the structured graph that was initialized with an ADG as
follows:
SG3 = ({1, 2, 3, 4},
{(immediate, 1, 2), (immediate, 1, 3), (immediate, 2, 4), (immediate, 3, 4)})
In this example, most steps of the algorithm that are necessary to structure SG3 have been
handled in the previous examples. A new step will be to add action 4 that depends on
two actions, which requires to merge the corresponding paths. The case of merging nodes
to schedule further actions makes this example more practical compared to Example 2. A
step-by-step execution of structureGraph(SG3) results in the following behavior:
• Iteration 1: Node 1 is the only node that has no incoming dependencies. It is selected
for scheduling (Vschedulable = {1}, line 19), which results in a dependency mapping
dep = {({1}, {})}. Analogous to Example 1, the 1-0-relation triggers the scheduling
of node 1 in function scheduleActions (line 45).
• Iteration 2: Node 2 and 3 have incoming dependencies only to scheduled nodes,
i. e., node 1. They are selected for scheduling (Vschedulable = {2, 3}, line 19). The
computation of dep results in {({2}, {1}), ({3}, {1})} (line 20), and the application
of function disjRel to this set yields dr = {({2, 3}, {1})} (line 24). This is a single
n-1-relation which will only have an eﬀect in function scheduleForks (line 25). dr′ is
the selection of all n-1-relations in dr, i. e., dr′ = dr (line 32). This set consists of
one tuple, i. e., one fork is created and the fork and the corresponding actions are
scheduled (lines 34, 35 and 37). In particular, a scheduling dependency is created
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Figure 3.9: Example 3: ADG, structuring steps and the ﬁnal structured graph.
from the source node 1 to the fork F1 and from the fork to each schedulable node
(line 36).
• Iteration 3: Finally, node 4 is selected for scheduling (line 19). The computation of
dep yields a single element which is computated as follows: S1 = {2, 3} is the set
of nodes with a dependency to node 4 (line 21). Nodes 2 and 3 have no scheduling
dependency to each other, i. e., S2 = S1 = {2, 3} (line 22). Determining the last
node in S2 results in S3 = S2 = S1 = {2, 3} (line 23). Finally, the dependency
mapping is determined to dep = {({4}, {2, 3})} (lines 20ﬀ). Because dep contains
only one element, the application of disjRel yields dr = dep (line 24). The ele-
ment in dr is a 1-n-relation and triggers the schedule of a join node (line 27). The
computation of fc÷ calls ﬁrst openNonCommonForks({2, 3}) (line 60), which needs to
compute getOpenParentForks(2) = getOpenParentForks(3) = {F1} (line 57, lines 49ﬀ).
The intersection of these sets results in the same set, i. e., commonForks({2, 3} =
{} (line 53). Hence, the call to openNonCommonForks({2, 3}) returns {}. The
latestOpenCommonFork({2, 3}) returns the latest common fork in ﬂow direction,
i. e., the ﬁrst common fork of nodes 2 and 3 against ﬂow direction:
commonForks({2, 3}) \⋃f∈commonForks({2,3}) getOpenParentForks(f) =
{F1} \ getOpenParentForks(F1) = {F1} \ {} = F1
To this end, fc÷ = {({2, 3}, {F1})} contains only one element and the application of
disjRel to fc÷ results the same set for fc (line 62). The content of the ﬁrst set in
the tuple, i. e., {2, 3}, is given to closeForkPartially (line 64). The execution of this
function results in the following steps: f = {F1} (line 68), sucall = {2, 3} (line 69),
succlose = {2, 3} = sucall (line 70), which will trigger closeFork(F1) (line 72). The
parallel region contains no child parallel regions, i. e., the code in line 88-90 has no ef-
fect. The remaining part of the function determines the last nodes of F1 and connects
them to a newly created join node (line 91ﬀ).
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• Iteration 4: Except for a newly created join node, no action has been scheduled.
Hence, the new set of schedulable nodes is still {4}. The computation of dep results
in a diﬀerent set because a join node has been scheduled after the nodes that node 4
depends on. The ﬁrst two sets yield the same value as in the previous step, i. e., S1 =
{3, 4} = S2 (lines 21ﬀ). S3 will contain the last scheduled nodes after node 2 and
node 3, i. e., the previously created join node J1. Hence, the dependency mapping
is dep = {({4}, {J1})} = dr, which is a 1-1-relation. The tuple will be handled by
scheduleActions (line 26), which schedules node 4 by adding a dependency from join
J − 1 to node 4 (lines 44f).
• Final Join: The computation of the set of last nodes will result in a single node,
i. e., node 4. Therefore, no joins have to be scheduled.
To this end, the resulting structured graph is given as
SG3 = ({1, 2, 3, 4, F1, J1},
{(immediate, 1, 2), (immediate, 1, 3), (immediate, 2, 4), (immediate, 3, 4),
(sched, 1, F1), (sched, F1, 2), (sched, F1, 3),
(sched, 2, J1), (sched, 3, J1), (sched, J1, 4)})
Example 4 Figure 3.10 shows the structured graph that was initialized with an ADG as
follows:
SG4 = ({1, 2, 3, 4, 5}, {(immediate, 1, 2), (immediate, 1, 3), (immediate, 1, 5),
(immediate, 2, 4), (immediate, 3, 5)})
This example demonstrates a very special part in the structuring algorithm which considers
implicit scheduling conditions to avoid early synchronization if possible (line 22). Especially
the beginning of the example corresponds to Example 3. Hence, we can quickly start with
the structuring part of interest. We recommend to read Example 3 before starting with
this example. A step-by-step execution of structureGraph(SG4) results in the following
behavior:
• Iteration 1-2: The scheduling of node 1, 2 and 3 proceeds as in Example 3. Hence,
we refer the reader to iteration 1 and 2 of Example 3.
• Iteration 3: Nodes 4 and 5 are selected for scheduling, i. e., Vschedulable = {4, 5}.
The dependency mapping will yield a set of two tuples. The ﬁrst tuple for node
4 is computed as S1 = S2 = S3 = {2} (line 21-23). The second tuple for node
5 is computed as follows: S1 = {1, 3} (line 21). The next step removes nodes in
S1 that have a scheduling path to any other node to this set. Node 1 is ﬁltered
out because it has a scheduling path to node 3, i. e., S2 = {3}. To this end, the
computation of dep yields {({4}, {2}), ({5}, {3})}. The potential source nodes to
create the scheduling dependencies, i. e., the secondary sets of tuples, are disjunctive.
disjRel has no eﬀect and assigns dep to dr. dr contains two tuples with a 1-1-relation
which are both handled by scheduleActions (lines 26, 42f). Each action is scheduled
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Figure 3.10: Example 4: ADG, structuring steps and the ﬁnal structured graph.
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Figure 3.11: Example 4b - without considering implicit scheduling: ADG, structuring steps
and the ﬁnal structured graph.
by adding a scheduling dependency from the node in the corresponding secondary
set (lines 43-45).
• Final Join: The scheduling of a ﬁnalizing join to close open forks is done as in
Example 2. scheduleFinalJoin computes the set of nodes without outgoing scheduling
dependencies, which results in L = {4, 5} (line 98). Hence, scheduleJoins({4, 5}) is
called next (line 58ﬀ). The computation of the set of forks that have to be closed
yields fc÷ = {({4, 5}, {F1})} (lines 60f). Application of disjRel has no eﬀect, because
the set has only one element, i. e., fc = fc÷ (line 62). Function closeForkPartially is
applied to {({4, 5}, {F1})} and determines that all paths have to be closed (lines 64).
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As a consequence, closeForks is called to close F1. A new fork is created and scheduling
dependencies are added from the nodes 4 and 5 to that join (lines 91ﬀ).
To this end, the resulting structured graph is given as
SG4 = ({1, 2, 3, 4, 5}, {(immediate, 1, 2), (immediate, 1, 3), (immediate, 1, 5),
(immediate, 2, 4), (immediate, 3, 5),
(sched, 1, F1), (sched, F1, 2), (sched, F1, 3), (sched, 2, 4),
(sched, 3, 5), (sched, 4, J1), (sched, 5, J1)})
Example 4b Figure 3.11 shows the same structured graph as given in Figure 3.10. The
scheduling algorithm that was applied here is completely the same except for consideration
of implicit scheduling dependencies. In particular, the computation of the set S2 in line 22
of Figure 3.3 was ignored in the execution of this example. Due to that reason, the
scheduling of node 5 keeps the dependency to node 1, which requires to join all paths
starting after node 1. To this end, node 5 has to be sequentially scheduled and parallelism
is lost. Example 4 has shown that node 5 can be scheduled in parallel to node 4.
Example 5 Figure 3.12 shows the structured graph that was initialized with an ADG as
follows:
SG5 = ({1, 2, 3, 4, 5},
{(immediate, 1, 2), (immediate, 1, 3), (immediate, 2, 4),
(immediate, 2, 5), (immediate, 3, 5)})
This example will yield a structure with more than one parallel region. We assume that the
reader studied the previous examples and is already familiar with scheduling of forks and
actions. In future examples, we will focus on scheduling of join nodes, which is more subtle
in the structuring algorithm. A step-by-step execution of structureGraph(SG5) results in
the following behavior:
• Iteration 1: Node 1 can be scheduled. This means a single action without prede-
cessors can be scheduled. Thus, the 1-0-relation will trigger a scheduling process in
scheduleActions. Node 1 is scheduled without adding any additional dependencies.
• Iteration 2: Node 2 and node 3 can be scheduled. Both depend on node 1, which
is a 2-1-relation. Similar to previous examples, the actual scheduling is done by
scheduleForks, which creates fork F1 and corresponding scheduling dependencies.
• Iteration 3: In this step, node 4 and node 5 have no immediate dependencies to
an unscheduled node. They are selected for scheduling (line 19). The dependency
mapping contains two sets, i. e., dep = {({4}, {2}), ({5}, {2, 3})} (lines 20ﬀ). The
application of disjRel to dep merges the tuples (line 24). The dependency lists are
non-disjunctive and require the tuples to be merged (lines 11ﬀ). Hence, dr turns out
to be {({4, 5}, {2, 3})}. This is a 2-2-relation which requires to schedule a join node
(line 27).
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Figure 3.12: Example 5: ADG, structuring steps and the ﬁnal structured graph.
The computation of the set of forks that have to be closed is determined in func-
tion scheduleJoins (lines 58ﬀ). It starts with determining getOpenParentForks(2) and
getOpenParentForks(3), which result both in {F1}. Moreover, the following sets are
computed: commonForks({2, 3}) = {F1}, latestOpenCommonFork({2, 3}) = F1 and
openNonCommonForks({2, 3}) = {}.
Finally, fc÷ can be determined as {({2, 3}, {F1})}. Application of disjRel is without
eﬀect on sets with only one element, i. e., fc = {({2, 3}, {F1})}. In the next step,
closeForkPartially is applied to the set of nodes which deﬁnes the paths that have
to be closed, i. e., Dg = {(2, 3)} (line 64). The function ﬁrst checks whether the
complete fork has to be closed. The set of direct successors of F1 is exactly the set
of nodes that have to be closed. Thus, the complete fork has to be closed, which
results in a call to closeFork (line 72). All nodes that have been scheduled after F1
are non-fork nodes. Hence, no nested parallel region has to be closed (line 88-90). To
this end, fork F1 is closed by inserting and scheduling a new join node and creating
corresponding scheduling dependencies (lines 92ﬀ).
• Iteration 4: The set of schedulable nodes remains unchanged because the preceding
step scheduled only a join node. The mapping of dependencies yields a diﬀerent set
for both nodes: for node 4, it yields the tuple ({4}, {J1}) with S1 = {2}, S2 = {2}
and S3 = {J2}. Node 5 yields the tuple ({5}, {J1}) with S1 = {2, 3}, S2 = {2, 3}
and S3 = {J2} (lines 20ﬀ). The mapping dep = {({4}, {J1}), ({5}, {J1})} contains
two non-disjunctive sets. Hence, disjRel yields dr = {({4, 5}, {J1})}. dr contains a
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2-1-relation and enforces the scheduling of a fork (line 25). A new fork is created
and scheduled by scheduleForks (line 34) and corresponding dependencies are added,
thereby node 4 and node 5 are also scheduled.
• Final Join: This step is similar to Example 2 and Example 4: scheduleFinalJoin
computes the set of nodes without outgoing scheduling dependencies (line 98). The
result is L = {4, 5} and requires to add a join that merges these nodes. The remaining
part of the structuring is identical to the scheduling of the ﬁnal join in Example 4.
To this end, the resulting structured graph is given as
SG5 = ({1, 2, 3, 4, 5, F1, J1, F2, J2},
{(immediate, 1, 2), (immediate, 1, 3), (immediate, 2, 4),
(immediate, 2, 5), (immediate, 3, 5),
(sched, 1, F1), (sched, F1, 2), (sched, F1, 3),
(sched, 2, J1), (sched, 3, J1), (sched, J1, F2),
(sched, F2, 4), (sched, F2, 5), (sched, 4, J2),
(sched, 5, J2)})
Example 6 Figures 3.13 and 3.14 show the structured graph that was initialized with
an ADG as follows:
SG6 = ({1, 2, 3, 4, 5, 6},
{(immediate, 1, 3), (immediate, 1, 4), (immediate, 2, 5),
(immediate, 3, 6), (immediate, 4, 6), (immediate, 5, 6)})
This example will result in a structured graph with nested parallel regions. It demonstrates
scheduling with diﬀerent priorities and the scheduling of multiple joins in a single iteration.
The corresponding iteration has been split into two sub-steps for better readability. A step-
by-step execution of structureGraph(SG5) results in the following behavior:
• Iteration 1: Two nodes are able to be scheduled in the ﬁrst iteration, i. e., node 1
and node 2. This ends up with the scheduling tuple dep = {({1, 2}, {})}, i. e., a
single 2-0-relation. This is handled by function scheduleForks: a fork is inserted and
scheduled. Corresponding scheduling dependencies are added to node 1 and 2.
• Iteration 2: Nodes 3, 4 and 5 are now ready for scheduling. The computation of dep
results in 3 tuples: ({3}, {1}), ({4}, {1}), ({5}, {2}). Application of disjRel merges
tuples with non-disjunctive dependency sets, which yields in the given example dr =
{({3, 4}, {1}), ({5}, {2})}. The ﬁrst tuple is a 2-1-relation and the second one is a
1-1-relation. Due to the priority of the scheduling (lines 25-27) the scheduling of
forks gets priority. Thus, function scheduleForks(dr) is called and ﬁlters the tuples of
interest, i. e., dr′ = {({3, 4}, {1})} (line 32). It remains to create a fork node and to
schedule it as usual, i. e., creating scheduling dependencies and adding node 3 and
node 4 to the set of scheduled nodes.
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Figure 3.13: Example 6 (Part 1): ADG, structuring steps and the ﬁnal structured graph.
• Iteration 3: Node 5 has not been scheduled in the previous iteration and is still
ready for scheduling. All other unscheduled nodes, i. e., node 6, still depends on
other unscheduled nodes. The computation of dep yields for node 5 in the same
tuple as in the previous iteration: ({5}, {2}). This is a 1-1-relation and will trigger
the scheduling of an action. The action is added to the set of scheduled nodes and a
scheduling dependency is added.
• Iteration 4.1: Finally, node 6 is now schedulable (line 19). It depends on the
nodes 3, 4 and 5. The dependency mapping is given as dep = {({6}, {3, 4, 5})} =
dr (lines 20ﬀ). This is a 1-3-relation and triggers the scheduling of a join node
(line 27). The function starts with the computation of fc÷, which requires to
determine the set of open parent forks ﬁrst: getOpenParentForks(3) = {F1, F2},
getOpenParentForks(4) = {F1, F2} and getOpenParentForks(5) = {F1}. The inter-
section of these sets represent the set of common forks: commonForks({3, 4, 5}) =
{F1}. The set of non-common forks and the latest open common fork are then
determined by {F2} and F1, respectively. Thus, fc÷ results in the single tuple
= {({3, 4, 5}, {F1, F2})} which is not modiﬁed by disjRel, i. e., fc = fc÷.
The next step is to apply closeForkPartially to {3, 4, 5} which determines the last
common parent fork (line 68). Next, it checks whether all paths have to be closed
(lines 69-71) which is true in this case. Hence, closeFork(F1) is called (line 72)
which starts with closing child parallel regions (lines 88-90). The return value of
getNextChildForks(F1) is computed with the following steps: all open forks sched-
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Figure 3.14: Example 6 (Part 2): ADG, structuring steps and the ﬁnal structured graph.
uled after F1 are determined: fallChilds = {F2}. Removing those forks that have
a scheduling dependency to another fork in fallChilds obviously results in the same
set because it contains only one fork. As a result, getNextChildForks(F1) turns out
to be {F2}, which means that one parallel region has to be closed ﬁrst (line 90).
The parallel region that is opened by fork F2 has no further child parallel regions
(lines 88-90). The last nodes that have been scheduled after fork F2 are merged by
adding a join node and corresponding dependencies (lines 91-95). This ﬁnalizes the
call of closeFork(F2) and returns to the call of closeFork(F1) which is handled in the
second part of iteration 4.
• Iteration 4.2: closeFork(F1) continues in line 91. To merge the paths of fork F1 the
function determines the last scheduled nodes after fork F1, which yields {J2, 5}. As
usual, a new join node is created and the last scheduled nodes of F1 are connected
by a scheduling dependency to that join.
• Iteration 5: Due to the scheduling of join nodes, no action has been scheduled.
Hence, node 6 is still schedulable. The dependency mapping for this iteration changes
because all paths with a dependency to node 6 have been merged. The computation
of dep yields {({6}, {J1})}, i. e., we get a 1-1-relation. This triggers the execution
of function scheduleActions. The function creates a scheduling dependency from join
node J2 to node 6, and it adds node 6 to the set of scheduled nodes.
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• Final Join: The computation of the set of last nodes will result in a single node,
i. e., node 6. Therefore, no joins have to be scheduled.
To this end, the resulting structured graph is given as
SG6 = ({1, 2, 3, 4, 5, 6, F1, J1, F2, J2},
{(immediate, 1, 3), (immediate, 1, 4), (immediate, 2, 5),
(immediate, 3, 6), (immediate, 4, 6), (immediate, 5, 6),
(sched, F1, 1), (sched, F1, 2), (sched, 1, F2),
(sched, F2, 3), (sched, F2, 4), (sched, 2, 5),
(sched, 3, J2), (sched, 4, J2), (sched, J2, J1),
(sched, 5, J1), (sched, J1, 6)})
Example 7 Figures 3.15 and 3.16 show the structured graph that was initialized with
an ADG as follows:
SG7 = ({1, 2, 3, 4, 5, 6, 7},
{(immediate, 1, 2), (immediate, 1, 3), (immediate, 2, 4), (immediate, 2, 5),
(immediate, 3, 6), (immediate, 5, 6), (immediate, 4, 7), (immediate, 6, 7)})
This example shows the ADG of Figure 3.1 in the beginning of this section. Our early-join
strategy is explained by means of this example. Moreover, it yields a structured graph
with more than one parallel region and with nested parallelism. A step-by-step execution
of structureGraph(SG7) results in the following behavior:
• Iteration 1: At the beginning only one node is schedulable, i. e., node 1. It results in
a 1-0-relation which is handled by scheduleActions.
• Iteration 2: Node 2 and node 3 are now schedulable, which both depend on a single
node. Hence, we get a single 2-1-relation which enforces the creation of a fork. F1
is scheduled after node 1, which is the input dependency of node 2 and node 3.
Consequently, both of these nodes are scheduled right after the fork. Thereby, each
of these nodes opens an independent path.
• Iteration 3: Analogously, node 4 and node 5 are scheduled. Both nodes are schedula-
ble and depend on a single node, namely node 2. The scheduling of the fork proceeds
similar as in the preceding iteration. A new fork is created, added to the graph, and
scheduling dependencies are created and added from node 2 to fork F2 and from F2
to node 4 and node 5.
• Iteration 4.1: Only one node is schedulable now. In particular, node 6 is the only
node that depends not on any unscheduled nodes (line 19). It depends on node 5 and
node 3. The dependency mapping will consist of one tuple, whose computation starts
with S1 = {3, 5}. S2 = S1 must hold because no scheduling path exists between the
nodes in S1. Finally, S3 determines the last scheduled nodes for the paths starting
at node 3 and node 5, which also results in S3 = S1 = {3, 5}. For this iteration, we
have a 1-2-relation which is handled in scheduleJoins (line 27).
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Figure 3.15: Example 7 (Part 1): ADG, structuring steps and the ﬁnal structured graph.
As already done in previous examples, function scheduleJoins (line 27) starts with the
computation of the set of forks which have to be closed to merge the control-ﬂow at the
given node set Dg (line 60). Therefore, the open parent forks for each node has to be
determined: getOpenParentForks(3) = {F1} and getOpenParentForks(5) = {F1, F2}.
The intersection of these sets yield commonForks({3, 5}) = {F1} (line 53). Further
steps lead to calls to function openNonCommonForks({3, 5}) = {F1, F2} \ {F1} =
{F2} (line 57) and latestOpenCommonFork({3, 5}) = F1 \ getOpenParentForks(F1) =
{F1} \ {} = {F1} (line 55). Consequently, fc÷ = {({3, 5}, {F1})} will result in
fc = {({3, 5})} = fc÷, i. e., function closeForkPartially is called next with parameter
{3, 5}.
The steps in the execution of closeForkPartially({3, 5}) yield the following intermediate
results: f = F1, the set of direct successors of this fork is sucall = {2, 3}. All
elements in this set have a scheduling path to a node in {3, 5}, i. e., all paths have
to be closed (line 71) because succlose = sucall = {2, 3} (line 70). The ﬁrst stage
of closeFork(F1) is to close all child parallel regions of F1. The computation of the
forks of child parallel regions is recursively done by calls to getNextChildForks. The
call to getNextChildForks(F1) yields a set of all successors, i. e., suc = {2, 3}. This set
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Figure 3.16: Example 7 (Part 2): ADG, structuring steps and the ﬁnal structured graph.
is split into a list of forks sucf = {} and non-forks {2, 3}. For each non-fork node,
the function descends recursively, i. e., in this case it computes getNextChildForks(2)
and getNextChildForks(3). The call of getNextChildForks(2) yields suc = {F2}, sucf =
{F2}, suca = {} and returns sucf ∪ suca = {F2}. The call of getNextChildForks(3)
yields suc = {}, sucf = {}, suca = {} and returns the empty set. The recursion
stops at that point and returns to the ﬁrst call of getNextChildForks, which computes
suca = getNextChildForks(2) ∪ getNextChildForks(3) = {F2} ∪ {} = {F2}. The forks
in this set have to be closed before F1 is closed (lines 89f).
In the recursive call to closeFork(F2), no further parallel region is closed, i. e., cf = {}
(lines 88-90). The last scheduled node of F2 are {4, 5} (line 91), which are connected
to a newly created join J2 (line 92). The function returns to continue the execution
of closeFork(F1), which is continued in the second part of iteration 4.
• Iteration 4.2: The continuation of closeFork(F1) starts in line 91 to determine the
set of last nodes of fork F1, which yields {3, J1}. The remaining execution proceeds
similar to other schedules of joins: A new join node is created which is named after its
parent fork. Scheduling dependencies are added from the previously determined set
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of last nodes to the newly created join node. To this end, all paths with a dependency
to node 6 have been merged, i. e., node 6 can now be scheduled in the next iteration.
• Iteration 5: The preceding iteration only scheduled synchronization points, namely
join nodes. Hence, node 6 is still the only node that can be scheduled. The last
nodes of all dependencies end up in join J1, i. e., we get a 1-1-relation for this node.
The scheduling is handled by scheduleActions which creates a scheduling dependency
from join J1 to node 6 and adds the node to the set of scheduled actions.
• Iteration 6: Finally, the last node is ready for scheduling. Node 7 is schedulable and
yields a 1-1-relation in the dependency mapping. The dependency starts at node
6 and is handled again by scheduleActions which proceeds as usual. The node is
scheduled and a scheduling dependency is added to the graph.
• Final Join: Node 7 is the only node without outgoing dependencies, indicating that
all parallel regions have been closed. Thus, no creation of additional join nodes is
required.
To this end, the resulting structured graph is given as
SG7 = ({1, 2, 3, 4, 5, 6, 7, F1, J1, F2, J2},
{(immediate, 1, 2), (immediate, 1, 3), (immediate, 2, 4), (immediate, 2, 5)
(immediate, 3, 6), (immediate, 5, 6), (immediate, 4, 7), (immediate, 6, 7),
(sched, 1, F1), (sched, F1, 2), (sched, F1, 3),
(sched, 2, F2), (sched, F2, 4), (sched, F2, 5),
(sched, 4, J2), (sched, 5, J2), (sched, J2, J1),
(sched, 3, J1), (sched, J1, 6)})
Example 8 Figures 3.17 and 3.18 show the structured graph that was initialized with
an ADG as follows:
SG8 = ({1, 2, 3, 4, 5, 6},
{(immediate, 1, 4), (immediate, 1, 5), (immediate, 2, 6), (immediate, 5, 6)})
This example demonstrates sub-forking of our algorithm. If a fork has to be closed and only
a part of its paths has to be closed, an additional fork is used to split these paths from the
select fork. The newly created fork is then the fork that is actually closed, which leaves the
other paths open. The inserted join requires less paths to synchronize, and therefore, this
may reduce synchronization overhead. A step-by-step execution of structureGraph(SG9)
results in the following behavior:
• Iteration 1: The nodes 1, 2 and 3 are schedulable. Because it is the very ﬁrst iteration,
a fork is inserted and a scheduling dependency is created for each schedulable node.
• Iteration 2: Only the two nodes 4 and 5 are schedulable. Both depend on a single
node, i. e., node 1. This results in a 2-1-relation which triggers the creation of another
fork. Fork F2 is scheduled as usual by adding a scheduling dependency from node 1
to F2 and one scheduling dependency from F2 to each node 4 and node 5.
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Figure 3.17: Example 8 (Part 1): ADG, structuring steps and the ﬁnal structured graph.
• Iteration 3.1: Node 6 is now schedulable and requires to merge two paths of three
of fork F1. The dependency mapping yields dep = {2, 5} = dr (lines 20-24),
i. e., a 1-2-relation which requires to join the corresponding paths (line 27). Func-
tion scheduleJoins starts with the computation of fc÷, which requires to compute
the sets of open parent forks for node 2 and node 5. getOpenParentForks(2) and
getOpenParentForks(5) yield {F1} and {F1, F2}, respectively. Thus, the set of com-
mon forks is {F1}. To this end, fc÷ = {({2, 5}, {F1, F2})} = fc denotes the set
of forks that have to be closed. As usual, the closing of parallel regions starts with
closeForkPartially.
A call to closeForkPartially({2, 5}) starts with determining the latest common fork,
which yields f = F1 (line 68). Further steps yield sucall = {1, 2, 3} and succlose =
{1, 2} (lines 69f). Because sucall ⊃ succlose holds, the insertion of a fork is triggered
to split the paths that have to be merged. Here, the new fork is named fsplit = F3
and added to the graph (lines 74f). The insertion of a node means also to replace
corresponding scheduling dependencies to ensure the requirements in Deﬁnition 12.
Therefore, the scheduling dependencies from fork F1 to node 1 and node 2 are removed
(line 76). Afterwards, new scheduling dependencies are created, i. e., a dependency
from F1 to the newly created fork F3 and from F3 to node 2 and node 3 (line 77).
Having the new fork properly inserted and scheduled (line 78), all paths that have to
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Figure 3.18: Example 8 (Part 2): ADG, structuring steps and the ﬁnal structured graph.
be merged start now at the new fork F3. Hence, the desired paths can be closed, by
closing the new fork F3 instead of the previously determined last common fork F1.
This is done by calling closeFork(F3) in the second part of iteration 3.
• Iteration 3.2: A call to closeFork(F3) starts with determining all open parallel regions.
In this case, cf turns out to be F2 (line 88). This fork must be closed ﬁrst (lines 89f).
Because F2 has no further open parallel regions (lines 88-90), its paths are closed as
usual. This is done by creation of a matching join and connecting the last nodes of
F2 to this join (lines 91-95). After closing fork F2, the function returns to the call of
closeFork(F3) which is continued in the third part of iteration 3.
• Iteration 3.3: closeFork(F3) continues its execution after closing F2 in line 91. The
closing of F3 is analogous to previous schedules of joins. The last nodes of all paths
starting at F3 are connected to a new join node (lines 91-95).
• Iteration 4: Node 6 is schedulable again: its dependency mapping yields a 1-1-relation
which triggers the scheduling of this node. A scheduling dependency is added from
join J3 to node 6.
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• Final Join: After all nodes have been scheduled, two nodes in the structuring graph
have no outgoing dependency. Hence, at least one parallel region is still open. A call
to close these paths results in closing fork F1. A new join is created, and scheduling
dependencies from the last nodes of F1 to the join node are added.
To this end, the resulting structured graph is given as
SG8 = ({1, 2, 3, 4, 5, 6, F1, J1, F2, J2, F3, J3},
{(immediate, 1, 4), (immediate, 1, 5), (immediate, 2, 6), (immediate, 5, 6),
(sched, F1, F3), (sched, F1, 3), (sched, F3, 1),
(sched, F3, 2), (sched, 1, F2), (sched, F2, 4),
(sched, F2, 5), (sched, 4, J2), (sched, 5, J2),
(sched, J2, J3), (sched, 2, J3), (sched, J3, 6),
(sched, 6, J1), (sched, 3, J1)})
Example 9 Figures 3.19 and 3.20 show the structured graph that was initialized with
an ADG as follows:
SG9 = ({1, 2, 3, 4, 5, 6, 7, 8, 9},
{(immediate, 1, 3), (immediate, 1, 4), (immediate, 1, 5),
(immediate, 2, 6), (immediate, 2, 7), (immediate, 3, 8),
(immediate, 4, 8), (immediate, 5, 9), (immediate, 6, 9)})
This example shows an ADG with a larger number of nodes. It provides interleaving of
nodes and nested parallelism. The actual intention is again the merging of paths. Here, we
will have to add joins for two nodes with diﬀerent predecessor sets. During the merging, it
turns out to be the closing of a single fork. A step-by-step execution of structureGraph(SG9)
results in the following behavior:
• Iteration 1: Node 1 and node 2 are schedulable (line 19). Their dependency mapping
yields dep = {({1}, {}), ({2}, {})} (lines 20-23). Both tuples have no incoming depen-
dencies and are therefore merged by disjRel to dr = {({1, 2}, {})}. The 2-0-relation
enforces the creation and scheduling of a new fork. Both nodes are scheduled in this
iteration.
• Iteration 2: In this step, the schedulable set of nodes consists of node 3 to node
7, i. e., Vschedulable = {3, 4, 5, 6, 7} (line 19). The dependency mapping yields dep =
{({3}, {1}), ({4}, {1}), ({5}, {1}), ({6}, {2}), ({7}, {2})}, and the application of the
function disjRel results in dr = {({3, 4, 5}, {1}), ({6, 7}, {2})} (line 24). Both tuples
are a n-1-relation which requires to insert a fork for each tuple. The scheduling of
a fork is done for each tuple by creating a new fork which is then connected to the
corresponding nodes.
• Iteration 3.1: Next, node 8 and node 9 are schedulable. Computation of dep yields
{({8}, {3}), ({8}, {4}), ({9}, {5}), ({9}, {6})}, and the application of disjRel results in
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Figure 3.19: Example 9 (Part 1): ADG, structuring steps and the ﬁnal structured graph.
dr = {({8}, {3, 4}), ({9}, {5, 6})} (line 24). Hence, a call to scheduleJoins is necessary
to handle the tuples in dr with a 1-n-relation (line 27).
A call to scheduleJoins({({8}, {3, 4}), ({9}, {5, 6})}) requires to compute two tuples
for fc÷ (lines 60f), i. e., (1) for Dg = {3, 4}, which results in ({3, 4}, {F2}), and (2)
for Dg = {5, 6}, which results in ({5, 6}, {F1, F2}). Application of disjRel results
in a single tuple consisting of the merged sets of the tuples in fc÷, i. e., fc =
{({3, 4, 5, 6}, {F1, F2})} (line 62). The next step is to call closeForkPartially which
will determine that all paths of the latest open common parent have to be closed
(lines 68-70), i. e., a call of closeFork(F1) is triggered in line 72).
The procedure to close a fork requires to close child parallel regions ﬁrst. Hence,
closeFork(F1) must determine the forks that are open and scheduled after F1. In this
case, cf turns out to be {F2, F3}. Recursive calls to closeFork(F2) and closeFork(F3)
close the corresponding parallel regions, i. e., join J2 is scheduled after nodes 3, 4 and
5, and join J3 is scheduled after nodes 6 and 7. This ﬁnalizes the recursive calls.
• Iteration 3.2: The structuring algorithm continues the execution of closeFork(F1) in
line 91. To this end, the matching join for fork F1 is scheduled after the previously
created joins J2 and J3.
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Figure 3.20: Example 9 (Part 2): ADG, structuring steps and the ﬁnal structured graph.
• Iteration 4: The previous iteration only scheduled join nodes, i. e., the set of nodes
that are ready to be scheduled consists still of node 8 and node 9. The dependency
mapping turns now out to be dep = {({8}, {J1}), ({9}, {J1})}, and the merged set is
now dr = {({8, 9}, {J1})}. dr contains one tuple with a 2-1-relation which triggers
the insertion of a new fork. Moreover, both nodes are scheduled in this iteration by
adding scheduling dependencies from the newly created fork the node 8 and to node
9.
• Final Join: All nodes have been scheduled. The insertion of a ﬁnal join starts
to determine the set of nodes without outgoing scheduling dependencies, which is
here L = {8, 9} (line 98). The set contains more than one node, thus, a join must
be inserted. Both nodes belong to the parallel region which is opened by fork F4.
Hence, the closing of this fork is initiated. A new join is created and node 8 and
node 9 are connected to that join.
To this end, the resulting structured graph is given as
SG9 = ({1, 2, 3, 4, 5, 6, 7, 8, 9, F1, J1, F2, J2, F3, J3, F4, J4},
{(immediate, 1, 3), (immediate, 1, 4), (immediate, 1, 5),
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3.1.2 Synthesis of Structured Graphs to OpenMP
The synthesis of a structured graph SG to a parallel API for SMPs is straightforward. A
recursive function walks through the structure and creates code for sequences of actions.
Whenever a fork is reached, concurrent code can be created for the paths of the fork. The
actual syntax to create parallelism using a speciﬁc API depends on the API itself. Concur-
rent paths in a structured graph, e. g., paths of a single fork, do not communicate. Hence,
no communication is necessary between diﬀerent paths of a concurrently running parallel
region. A parallel region is closed by a join, which represents a synchronization point. To
continue the execution, this point must be reached by all paths of the corresponding par-
allel region, e. g., by implementing a join using a barrier. Depending on the actual system,
the barrier might call a flush instruction to ensure that all cached changes are visible in
a system (see Section 6.4). The control-ﬂow continues after the join.
The pseudo code to particularly synthesize a structured graph to OpenMP is given in
Figure 3.21. We assume that a function to print an SGA is given as PrintSGA (see line 23).
The creation of code is initiated by calling function SGtoOpenMP (line 1), which uses
the function CreateCode to do the actual printing of code (line 3, 5). Function CreateCode
recursively traverses the structured graph. Concurrent code is created from parallel regions
as follows (line 7): OpenMP describes code that can run concurrently as parallel section.
Thus, a parallel region is translated as parallel sections (line 9). Each path of the parallel
region is then translated as one section (lines 11-15), thereby recursively descending into
CreateCode (line 14). For that reason, the recursion stops at join nodes, which mark the end
of a parallel region (line 20). The control-ﬂow in a structured graph may continue after a
join, which must be handled explicitly in the synthesis process (lines 17-19). The successor
of the join is determined, which may be no or one successor (line 17). If a successor
is available, then the code creation descends again, i. e., it recursively calls CreateCode
(line 19).
The creation of code for an SGA node is done by printing the code for the given SGA
(line 23) and creating code for its potential successor, which can be exactly zero or one
(see requirement 1 of Deﬁnition 12).
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1: function SGtoOpenMP(V,E) {
2: {root} := {n | n ∈ V ∧ numPre(n) = 0}
3: CreateCode(V,E, root)
4: }
5: function CreateCode(V,E, n) {
6: suc = {v | v ∈ V ∧ (sched, n, v) ∈ E}
7: if (n = Fork) then
8: {j} := {j | j ∈ V ∧matchFJ(n, j)}
9: Print(#pragma omp parallel sections)
10: Print({)
11: forall s ∈ suc
12: Print(#pragma omp section)
13: Print({)
14: CreateCode(V,E, s)
15: Print(})
16: Print(})
17: sucJ := {v | v ∈ V ∧ (sched, j, v) ∈ E}
18: forall s ∈ sucJ
19: CreateCode(V,E, s)
20: elseif (n = Join) then
21: {} // stop recursion
22: else
23: PrintSGA(n)
24: forall s ∈ suc
25: CreateCode(V,E, s)
26: }
Figure 3.21: Pseudo code for printing a structured graph to OpenMP code. Function
PrintSGA prints code for the given SGA and is assumed to be given.
3.2 SmpSS
Section 2.3.2.2 gave a brief introduction to the source-to-source compiler SmpSS from
StarSS [148]. It allows one to execute tasks according to their data dependencies. That
is, SmpSS provides a task-based programming environment to execute DFGs. In contrast
to OpenMP, it does not require an explicit control-ﬂow structure to declare parallelism
and sequentiality, respectively. The downside of SmpSS is that SGAs writing to the same
variable cannot be executed in parallel, which is due to the data-ﬂow-driven MoC.
An ADG allows several nodes to write to a variable, a DFG requires the writer of a
variable to be uniquely determined. Moreover, the synchronous MoC allows only one SGA
per variable to be activated per macro step. Hence, SGAs that target the same variable
can be executed concurrently because they cannot have a write conﬂict by construction.
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Figure 3.22: Principle of alternative approach to structuring algorithm: insertion of buﬀers
(circle nodes) allows pipelined execution.
In a DFG, this cannot be expressed in such a way. Hence, to create code from an ADG for
SmpSS, we need to transform a given ADG to a DFG. This is accomplished by grouping
all SGAs that write to the same variable to a single node. We neglect on a formalization
of this transformation because it is also necessary to create DPNs, which is done in the
following chapter (see Chapter 4).
In SmpSS, a single task is deﬁned as a C-function, i. e., each node of the DFG is
translated as a single function. Moreover, the dependencies are deﬁned as a compiler
statement immediately before the task description. Finally, the main part of an SmpSS
program is similarly build to the loop given in Figure 2.2. The actual execution of the
SGAs is then done by another compiler statement that enables the execution in data-ﬂow
order and calling all tasks. To this end, the execution in data-ﬂow order provides a more
natural way to execute an ADG.
3.3 Closing Remarks
This chapter presented two approaches to create code for task-based execution of syn-
chronous guarded actions. They start from an ADG description and use available paral-
lelism by running independent nodes concurrently. The downside of this approach is the
restriction to the available parallelism of a single macro step. An approach to counteract
sequentializing dependencies has been presented in [17], which applies the idea of pipelin-
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ing. The big idea of this approach is to split a graph vertically as shown in Figure 3.22.
Similar to the insertion of pipeline registers to store intermediate results, variables are
placed where dependencies cut the border of two stages. A more general variant is to use
buﬀers instead of intermediate variables, where single-sized buﬀers are suﬃcient. It is also
reasonable to still use available parallelism to combine parallelism and pipelining. This
leads to our next approach: transforming ADGs to DPNs.
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Chapter 4
Message-Passing Parallelism from
Synchronous Guarded Actions
This chapter presents a translation from synchronous systems to DPNs [15, 18], thereby
bridging the gap between two fundamentally diﬀerent MoCs. This makes it easier to map
synchronous systems onto distributed target architectures.
The main advantage of DPNs compared to task-based execution as shown in Chapter 3
is the usage of buﬀers between nodes. This allows all nodes to run decoupled and enables
the processing of multiple macro steps at the same time. In contrast, the task-based
approach considers only parallelism in a single macro step.
We propose to use DPNs as an abstract intermediate representation before ﬁnal syn-
thesis to concrete data-ﬂow languages or multi-threaded software. On the one hand, this
separates concerns, since the conceptual part, the switch of the MoC, is clearly separated
from the technical part which deals with the concrete APIs or diﬀerences on the target
platforms. On the other hand, this also gives us the possibility to reuse this translation as
a common step for various architectures. In particular, we aim at creating multi-threaded
software using PThreads for SMP systems and MPI for distributed memory architectures.
The usage of buﬀers in DPNs requires explicit transportation of data, and therefore,
reduction of data transportation becomes an important key to get performance. Our
targeted APIs provide easy creation of parallel code but they cannot hide communication
eﬀort [25]. We present two optimizations to reduce the communication. In particular, the
ﬁrst approach refers to a speciﬁc reduction for array structures [19] and the latter is a
general reduction for scalar variables [14].
The rest of this chapter is structured as follows: Section 4.1 explains the basic trans-
formation of SGAs to DPNs. The two optimizations to reduce the communication are
given in Section 4.2 and Section 4.3. Finally, Section 4.4 gives a short discussion about the
creation of code.
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4.1 Translating Synchronous Guarded Actions to Data-
Flow Process Networks
The starting point of our translation is a synchronous system represented by SGAs as
described in Section 2.1.2. In the following, we assume that we have a set of guarded
actions G which are deﬁned over the set of variables V . The goal of our translation is the
creation of a DPN which will work as described in Section 2.2. In particular, each node of
the DPN will be activated if all input buﬀers contain at least one token. If an activated
DPN ﬁres, it reads from all input buﬀers one token, processes them and places exactly one
token in every output buﬀer.
Our translation is divided into several steps that are described in the following. Sec-
tion 4.1.1 describes some initial preprocessing steps on the guarded actions, before Sec-
tion 4.1.2 shows how DPN nodes are created from the guarded actions. Section 4.1.3
focuses on the dependencies between these nodes, and Section 4.1.4 discusses the creation
of ﬁring rules. The ﬁnal step is the partitioning of the resulting DPN which is described
in Section 4.1.5.
s ⇒ next(x) = a true ⇒ c = z · z
true ⇒ next(r) = s ¬r ⇒ x = p
true ⇒ next(o) = a · b s ⇒ y = q
true ⇒ a = x+ y ¬s ⇒ y = o
true ⇒ b = x− y true ⇒ m = b+ c

Figure 4.1: Example: Synchronous Guarded Actions
Figure 4.1 lists an example for SGAs which does not represent a meaningful algorithm,
but which will serve as a running example in the rest of this section. The set is deﬁned over
the inputs s, p, q and z (which can only be read), the output o (which is exposed at the
system interface), and some other local variables. It contains three delayed actions writing
x, r and o, and seven immediate actions. The storage type of the variables, i. e., whether
they are event or memorized variables, only aﬀects the default behavior. Since all variables
are written in each macro step, the storage type does not matter in this example.
4.1.1 Preprocessing the Synchronous System
As already stated above, we start with a synchronous system represented by a set of
guarded actions G deﬁned over a set of variables V . In general, several guarded actions
write a variable x ∈ V , and this set of actions may contain immediate and delayed actions.
In particular, assignments of these actions target diﬀerent macro steps for the same variable.
Since this would complicate the translation presented in the following, we ﬁrst normalize
the set of guarded actions so that each variable is either written by immediate or delayed
actions.
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This can be accomplished by applying the function SeparateDAnIA printed in Figure 4.2
to a given set of SGAs. We introduce an auxiliary variable x′ (sometimes called carrier
variable) for each x (line 15) which is written by immediate and delayed actions (line 14).
While the immediate actions still write the original variable x (line 21), all delayed actions
are redirected to the new variable x′ (lines 16ﬀ). As we need to know whether a delayed
action has written some value to x′, we additionally need to track the guards in x′guard of all
delayed actions writing x′ so that we know when to transfer the value of x′ to x (lines 17
and 20).
As explained at the beginning of this section, a DPN node will always read a token
from each incoming buﬀer whether or not the value is required for the calculations. Hence,
we have to ensure that for every variable in every step a value has to be set by a guarded
action. This must be also done for the auxiliary variables, which is accomplished by Lines
19 and 20 in function SeparateDAnIA.
1: function RenameLHS(G, lhs, lhs′)
2: G ′ := {}
3: forall G ∈ G
4: case G :
5: γ ⇒ next(lhs) = τ :
6: G ′ := G ′ ∪ 〈γ ⇒ lhs′ = τ〉
7: default :
8: G ′ := G ′ ∪G
9: return (G ′)
10: function SeparateDAnIA(V ,G)
11: G ′ := {}
12: V ′ := V
13: forall x ∈ V
14: if (wrNowActs (x) ∩ wrNxtActs (x) 6= {}) then
15: V ′ := V ′ ∪ {x′, x′guard}
16: g′ :=
⋃{γ | A ∈ wrNxtActs (x) ∧ A = γ ⇒ A}
17: Gguard,T := 〈g′ ⇒ next(x′guard) = true〉
18: Gabsence := 〈¬g′ ⇒ next(x′) = xDefault〉
19: Gguard,F := 〈¬g′ ⇒ next(x′guard) = false〉
20: Gcopy := (x′guard ⇒ x = x′)
21: G ′ := G ′ ∪ wrNowActs (x)
22: ∪RenameLHS(wrNxtActs (x) , x, x′)
23: ∪{Gguard,T , Gguard,F , Gcopy}
24: else
25: G ′ := G ′ ∪ wrNowActs (x) ∪ wrNxtActs (x)
26: return (V ′,G ′)
Figure 4.2: Preprocessing of Synchronous Systems
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If we apply the function SeparateDAnIA to our running example given in Figure 4.1, we
obtain the guarded actions shown in Figure 4.3. Obviously, only variable x is written by
immediate and delayed actions. Hence, only for that variable, auxiliary variables x′ and
x′guard are inserted. The delayed action which writes x is redirected to x
′, and we set x′guard
to true if and only if the delayed write takes place. Finally, an action is added to copy
the result of a delayed write if it has taken place. Note that the system behavior has not
changed, and the modiﬁed system cannot be distinguished from the original one by the
environment.
s ⇒ next(x′) = a true ⇒ a = x+ y
¬s ⇒ next(x′) = 0 true ⇒ b = x− y
s ⇒ next(x′guard) = true true ⇒ c = z · z
¬s ⇒ next(x′guard) = false ¬r ⇒ x = p
x′guard ⇒ x = x′ s ⇒ y = q
true ⇒ next(r) = s ¬s ⇒ y = o
true ⇒ next(o) = a · b true ⇒ m = b+ c

Figure 4.3: Example: Synchronous Guarded Actions after Preprocessing
4.1.2 Creating DPN Nodes
The next step of our translation will transform the synchronous system to a DPN. Thereby
we basically map the guarded actions G to nodes of the DPN, and the variables V to the
FIFO buﬀers in between. In the following, we ﬁrst consider the nodes, before the next
subsection describes the creation of the buﬀers in between.
As the buﬀers of a DPN are point-to-point connections, they all have a single writer
and a single reader for each variable. However, even after the preprocessing of the previous
section, each variable still may be written by several actions.
To handle several readers of a variable, the buﬀer representing a variable x ∈ V needs
to be split up into a buﬀer receiving new tokens for x, several other buﬀers providing the
new values and a duplicator node in between. In the following, for the sake of simplicity,
we assume that the DPN has implicit duplicators, i. e., we allow several nodes to read the
same variable.
In contrast, several writers of a variable would have to write to a merging node that
merges tokens from several incoming buﬀers in order as described in [15]. This introduces
additional computational and data overhead: the merging node and the need for time
stamps make this solution unattractive. Instead, we have to group the guarded actions
before the translation to a DPN node such that each buﬀer is written by a single node.
The crucial step is to group all actions that write to the same variable (see Figure 4.4).
To this end, we ﬁrst create a DPN node with a single empty ﬁring rule (thus containing no
actions) for each writable variable and subsequently add all actions that write to a variable
to the ﬁring rule of the corresponding DPN node. The guard γB for this ﬁring rule is
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preliminarily set to true but it will be improved in the rest of the translation. Recall that
the previous separation of immediate and delayed actions to the same variable will lead to
a creation of two separate nodes for a single program variable x.
1: function CreateDPNNodes(V ,G)
2: N := {}
3: forall x ∈ V
4: if (wrNowActs (x) 6= {}) then
5: n := 〈true⇒ wrNowActs (x)〉
6: N := N ∪ new DPNNode(n)
7: elseif (wrNxtActs (x) 6= {}) then
8: n := 〈true⇒ wrNxtActs (x)〉
9: N := N ∪ new DPNNode(n)
10: return (N )
Figure 4.4: Creating DPN Nodes
4.1.3 Creating DPN Buﬀers
After the nodes of the DPN have been created, we have to set up the communication
infrastructure by adding FIFO buﬀers to the network. These buﬀers basically need to be
placed at two positions: (1) between nodes exchanging data and (2) at the system interface
to pass the inputs and outputs of the system.
In our representation of DPNs we describe the sets of buﬀers by their characteristic
functions. To this end, we deﬁne two function hasImEdge (n1, n2) and hasDeEdge (n1, n2)
which return true if the DPN contains a buﬀer that obtains data from node n1 and makes
it available to node n2. Similarly, we deﬁne a function inbounds (n) to describe the buﬀers
read by a node and two functions imOutbounds (n) and deOutbounds (n) to describe the
buﬀers written by a node. These deﬁnitions will later help us to deﬁne the buﬀers at the
system interface.
For the internal and the output buﬀers, we distinguish buﬀers that are due to immediate
and delayed actions. While both variants indicate that a buﬀer will be placed between the
nodes, we have to distinguish them since they need to be initialized diﬀerently: the delayed
variant must initially contain a token representing the default value for that variable so
that its tokens are assigned to the right step.
In order to ﬁnd the places where internal buﬀers must be placed, we have to analyze
the data dependencies between the guarded actions. Basically, whenever a variable x is
written in node n1 and read by another node n2, an edge has to be created from n1 to
n2. We therefore refer to Deﬁnition 1 from Section 2.1.2 and lift it to DPN nodes, i. e., we
deﬁne the variables that are read or written by the ﬁring rules of a node n. Similar to the
guarded actions, we distinguish immediate and delayed write accesses so that we deﬁne
two functions wrNowVarsDPN (n) and wrNxtVarsDPN (n).
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Deﬁnition 14 (Node Dependencies). Let behavior (n) ⊆ G be all guarded actions of a
single DPN node n ∈ N . Then, the dependencies from the DPN node n to variables are
deﬁned as follows:
rdVarsDPN (n) :=
⋃
G∈behavior(n) rdVars (G)
wrNowVarsDPN (n) :=
⋃
G∈behavior(n) wrNowVars (G)
wrNxtVarsDPN (n) :=
⋃
G∈behavior(n) wrNxtVars (G)
wrVarsDPN (n) := wrNowVarsDPN (n) ∪ wrNxtVarsDPN (n)
Based on rdVarsDPN () and wrVarsDPN (), we can deﬁne the set of DPN nodes that read
from, respectively write to a variable in Deﬁnition 15. Note that, according to the deﬁnition
of DPNs, a variable can only be written by at most one node, hence |writer (v) | = 1 holds.
Deﬁnition 15 (Reading and Writing DPN nodes). The set of DPN nodes reading and
writing to a variable v is determined as follows:
reader (v) := {n | behavior (n) ∩ rdActs (v) 6= {}}
writer (v) := {n | behavior (n) ∩ wrActs (v) 6= {}}
Thus, reader (v) is the set of nodes reading variable v, while writer (v) is the singleton set
of nodes that writes values to variable v.
hasImEdge (n1, n2) := n1 6= n2 ∧ (wrNowVarsDPN (n1) ∩ rdVarsDPN (n2)) 6= {}
hasDeEdge (n1, n2) := (wrNxtVarsDPN (n1) ∩ rdVarsDPN (n2)) 6= {}
inbounds (n) := {nS ∈ N | hasImEdge (nS, n) ∨ hasDeEdge (nS, n)}
imOutbounds (n) := {nT ∈ N | hasImEdge (n, nT )}
deOutbounds (n) := {nT ∈ N | hasDeEdge (n, nT )}
Figure 4.5: Creating DPN Buﬀers
Now we are in the position to deﬁne the functions mentioned above (see Figure 4.5),
which are almost straightforward with the previous deﬁnitions. However, the clause n1 6= n2
in the ﬁrst line may not be obvious: To understand this restriction, consider a DPN node
which reads x and also contains a delayed action writing to the same variable x. It requires
an intermediate variable to store the result of a delayed write, such that the value of the
current macro step is not overwritten and other actions are able to read it. This is easy
to implement by adding a buﬀer where the current value is read at the beginning of a
calculation and is written during the execution of a ﬁring rule's guarded actions. This
buﬀer is exactly the same that is implemented when a delayed edge is added to the graph
from the concerned node to itself.
In contrast, the result of an immediate write access must be available in the same macro
step, i. e., in the same iteration. Using a buﬀer would result in a deadlock. To execute a
single iteration, the node would have to read a value that is going to be written in the same
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iteration by the same node. To this end, in a DPN, there is no distinction between buﬀers
that contain immediately or delayed written variables. But it is important to consider this
deﬁnition for the ﬁnal synthesis process as demonstrated in Section 4.4.
With the deﬁnitions of the nodes in the previous section and the buﬀers in this section,
we can now present the DPN of our running example. Figure 4.6 shows the resulting
network.
p q s z
m
next(r) = s
¬s⇒
next(x′) = 0
s⇒
next(x′guard) = true
¬s⇒
next(x′guard) = false
¬r ⇒ x = p s⇒ y = q¬s⇒ y = o x′guard ⇒ x = x′ c = z · z
a = x+ y b = x− y
s⇒ next(x′) = a next(o) = a · b m = b+ c
Figure 4.6: Example: DPN created by the translation
4.1.4 Determining the Guards of Firing Rules
After the creation of the DPN and determining the dependencies between the nodes, we can
now determine the guards of the ﬁring rules. As mentioned at the beginning of this section,
each DPN node has exactly one ﬁring rule that has to be activated as soon as all input
buﬀers contain at least one token. In our implementation, we use the ﬂag present (v) to
check whether v contains a token or not. Figure 4.7 shows the code for assigning the guards
to the ﬁring rules. Note that a guard of a ﬁring rule is not restricted to a conjunction of
these ﬂags, but can be any Boolean expression.
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1: function DetermineGuardOfFR(N )
2: forall n ∈ N
3: γB :=
∧
v∈rdVarsDPN(n) present (v)
4: n := 〈γB ⇒ behavior (n)〉
5: return (N )
Figure 4.7: Function to determine the ﬁring rule for each DPN node.
4.1.5 Post-Processing the DPN
At that point, we already have a DPN for a given synchronous system. Hence, we can
use the created model to feed it into other tools, e. g., we could generate C code using
PThreads or MPI (see Section 4.4). However, we could optimize the DPN as generated
by the previous sections in a ﬁnal step of our translation. Obviously, this post-processing
does not change its behavior.
A post-processing of the DPN makes sense if subsequent synthesis steps require coarse-
grained parallelism, i. e., nodes with a larger number of actions. As an example, we recall
that creating multi-threaded code requires each thread to contain a minimum amount
of computational eﬀort such that the synchronization between threads is amortized. A
higher computational eﬀort can be reached by putting more actions into a thread. Another
motivation comes from the fact that sometimes the number of available resources is known
in advance so that a static clustering of nodes reduces the run-time overhead.
Due to this reason, it is interesting to partition a given DPN and to merge nodes
of each partition to a single DPN node. In the following, we will not discuss strategies
how to gain a good partitioning since the choice of the best algorithm heavily depends on
the ﬁnal architecture and its requirements. Partitioning requires a static analysis, which
is neglected for the same reason as in Section 3.1: a static analysis and rating of the
beneﬁts of a node duplication requires precise knowledge about the computational eﬀort
of a node which depends on the targeted hardware. This conﬂicts with our principle to
make decisions about the actual target as late as possible. There is a large number of
papers which exactly addresses these problems, e. g., to map a DPN to a MPI cluster, one
could use the Ford-Fulkerson's algorithm [56] to get the min-cut/max-ﬂow of the DPN to
minimize communication between the resulting nodes.
In the following, we deﬁne what a valid partitioning is, which gives rise to the correctness
of a network post-processing.
1. Each partition consists of a set of DPN nodes that can be merged to a single DPN
node. This condition guarantees that the result of the partitioning step is a new
DPN. In particular, merging of DPN nodes n1, n2, . . . , nk in this context is done in
four steps:
(a) create a new DPN node n and add it to the DPN
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(b) γB(n) :=
∧
i=1...k γB(ni)
(c) behavior (n) :=
⋃
i=1...k behavior (ni)
(d) remove n1, . . . , nk from the DPN
Note that due to the implicit deﬁnition of edges by the DPN nodes, there is no need
for redirecting or creating edges.
2. A partition creates a set of groups and a bijective mapping of the created groups to
DPN nodes. In particular, the sets of DPN nodes represented by the groups must be
disjunctive. Furthermore, DPN nodes must not be duplicated or removed.
3. After merging all DPN nodes of each group to a single DPN node, the resulting graph
must not contain loops that contain immediate edges. Loops containing at least one
delayed edge are allowed because delayed write accesses refer to the next macro step,
and therefore, these loops do not lead to a deadlock of the DPN.
These conditions are formally deﬁned as the term legal partition in Deﬁnition 16.
Deﬁnition 16 (Legal Partition of a DPN). A partition Π of a DPN is a mapping from
DPN nodes to groups pi ∈ Π. Let partition(A) denote the group of a DPN node n ∈ N , and
let nodes(pi) denote all the DPN nodes occurring in group pi. A partition is legal iﬀ all of
the following points are fulﬁlled:
1. forall pi0, pi1 ∈ Π.pi0 6= pi1 → nodes(pi0) ∩ nodes(pi1) = {}
2. Let v be the reﬂexive and transitive closure of the following relation R ⊆ N × N :
(n1, n2) ∈ R ⇔ n1 6= n2 ∧ wrNowVars (n1) ∩ rdVars (n2) 6= {}, then v is a partial
order.
4.1.6 Communication Optimizations
The DPN model uses communication through FIFO buﬀers to run its node decoupled. The
one side of the coin is more parallelism compared to the previously introduced task-based
execution (see Chapter 3) and the ability to run theses applications in clusters, i. e., systems
with distributed memory. The other side of the coin is the more expensive communication:
communication through FIFO buﬀers introduces additional explicit memory copy opera-
tions. Therefore, transportation of data between DPN nodes plays an important role to
gain applications that perform well. For that reason, we introduce two optimization meth-
ods in the following sections. Section 4.2 tackles the expensive communication of arrays
between nodes. Afterwards, Section 4.3 introduces a more general optimization for scalar
values.
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4.2 Eﬃcient Array Transport
While the previous synthesis method works well for scalar data, the DPN programming
model becomes expensive when compound data types have to be dealt with. For example,
compound data types are trees, lists, dictionaries, or what is more important for embedded
applications: arrays. Recall that process nodes implement mathematical functions; thus,
they map input values to output values. Consequently, if a DPN deals with arrays, then
the nodes writing values to and reading values from the array have to send the entire array
from one node to the other, which clearly leads to high communication costs. Note that it
is no solution to augment the DPN with a shared memory, since this will lead in most cases
to a non-deterministic behavior due to the process nodes' independent executions (reading
from and writing to shared data values will then probably suﬀer from data races).
In this section, we therefore consider the problem to reduce the communication costs
in DPNs that deal with arrays. The main idea is thereby that we deﬁne for each array of
the given program one process node (called the writer of the array) in the DPN that is
responsible for all write updates of the array. Each node reading the array will maintain a
local copy of the array and will receive from the writer of the array the corresponding up-
dates. While the array may be large, the updates typically contain only a few assignments
to array elements instead of the entire array. Depending on the application, the presented
approach automatically reduces the amount of data that has to be sent through a DPN's
communication channels. It is not diﬃcult to see that our proposed algorithm is correct, so
that we are able to automatically translate synchronous programs to deterministic DPNs
having this optimized use of arrays.
Typical examples of applications that beneﬁt from this approach are all kinds of em-
bedded systems that deal with arrays. In particular, this covers multimedia applications
or, more general, applications that deal with digital signal processing.
1: module AudioDelay(nat ?i, ?delay, bool ?c, nat o) {
2: [N ]nat a; // store the last N values of i
3: nat {N}j0, j; // array indices
4: loop {
5: p : pause;
6: if (c) a[j] = i;
7: next(j) = (j + 1)%N ;
8: j0 = (j − delay)%N ;
9: o = a[j0];
10: }
11: }
Figure 4.8: Module AudioDelay as Quartz Program.
During this section, we will use a modiﬁed variant of the audio delay from the bench-
mark chapter (see Chapter 7.1.4). It represents a practical example of a FIFO implemen-
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1: system AudioDelay :
2: interface :
3: i : input memorized nat
4: delay : input memorized nat
5: c : input memorized bool
6: o : inout memorized nat
7: locals :
8: p : label bool
9: a : local memorized [N ]nat
10: j : local memorized nat N
11: j0 : local memorized nat N
12: init :
13: control flow :
14: true⇒ next(p) = true
15: data flow :
16: main :
17: control flow :
18: p⇒ next(p) = true
19: data flow :
20: c&p⇒ a[j] = i
21: p⇒ next(j) = (j + 1)%N
22: p⇒ j0 = (j − delay)%N
23: p⇒ o = a[j0]
Figure 4.9: Guarded Actions of Module AudioDelay.
i cdelay
A: next(j) = (j + 1)%N
B: j0 = (j − delay)%N C: c⇒ a[j] = i
D: o = a[j0]
o
Figure 4.10: DPN of Audio Delay
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tation. The code is depicted in Figure 4.8 and diﬀers in an additional input from the
environment: Variable c which controls whether an input sample is buﬀered. Its main
purpose is to demonstrate the eﬀect of guards in the presented array communication opti-
mization. The set of SGAs for the given example is printed in Figure 4.9.
Starting from that description, we obtain the DPN shown in Figure 4.10 (we have
omitted trivial guards that are true, which also pertains for label p in the example at
hand). Note that the lines connecting the process nodes represent FIFO buﬀers. The
orientation of the edges depicts the direction of the data-ﬂow in these buﬀers, i. e., they
are pointing from the node that produces tokens to the node that consumes tokens.
Recall also that in DPNs there is always exactly one producer and one consumer per
FIFO buﬀer. The reader may have noticed that node A reads and writes variable j and
that also nodes B and C read j. A copy of the initial value of j is in each buﬀer from A.
Each time a value from the buﬀer from A to itself is consumed, it is incremented and three
copies are produced in the buﬀers connecting A with A,B, and C.
4.2.1 Ineﬃciency due to Compound Data Types like Arrays
Eﬃcient communication between DPN nodes is one of the main issues in mapping DPNs
to concrete target architectures. If the data values that are sent between the process nodes
are only of small scalar types like integers, etc., it is no problem to send and receive them
via FIFO buﬀers. However, if the data types are large as in case of arrays, this becomes a
major problem for the eﬃcient implementation of DPNs. Recall that it is no solution to
augment the DPN with a global shared memory because the independent execution of DPN
nodes will suﬀer from data races that lead to nondeterminism. Another solution would
be to automatically synthesize locks to shared memories which is also currently a research
topic for weak memory models (see e.g. [44, 45, 81]), but very diﬀerent to the approach
considered here.
Consider again our example in Figure 4.10: Each time, node C is ﬁred, one element in
a is written, so that array a is modiﬁed. For this reason, the complete array a must be sent
to node D by writing array a in the FIFO buﬀer that is represented by the edge between
nodes C and D, such that D can read the correct element a[j0] that must be sent to the
environment.
Even this very simple example makes clear that this implementation is obviously unsat-
isfactory. In this example, we could simply merge nodes C and D to a single node to avoid
the communication of the array. This is clearly a reasonable solution for this example, but
in general this would impose hard restrictions to the partitioning of guarded actions to
DPN nodes. In the following section, we discuss an algorithm that transforms the given
DPN into another one that avoids the communication of the entire array, but does not
modify the topology of the DPN.
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i cdelay
A: next(j) = (j + 1)%N
B: j0 = (j − delay)%N
C : c⇒valida = true
valida⇒idxa = j
valida⇒rhsa = i
valida⇒a[idxa] = rhsa
D :valida⇒aD[idxa] = rhsa
o = aD[j0]
o
Figure 4.11: Optimized DPN of Audio Delay
4.2.2 Removing Arrays from Communication
Having explained the problem, we consider in this section an algorithm that can be used
to reduce communication costs of arrays in DPNs that are generated from synchronous
guarded actions. We ﬁrst describe the main idea with the help of our running example,
and then present the algorithm that automatically generates the optimized DPN.
4.2.2.1 Main Idea
The overall idea presented in this section is that arrays are no longer sent through the
FIFO buﬀers. Instead, we distinguish between the (unique) writer of an array, and the
readers of the array. Both the writer and the readers maintain local copies of the array,
but only the writer holds the code for updating the array as deﬁned in the guarded actions.
Clearly, it will update its local copy by executing the code as before, but instead of sending
the entire updated array to all readers, it will only send the required information to update
the local copies of the readers.
For example, an accordingly optimized version of the DPN of Figure 4.10 is shown in
Figure 4.11. Nodes C and D have been modiﬁed as follows: whenever array a must be
updated, a signal valida is used. Node C then generates values valida, idxa for the index
of an element of a that must be overwritten by value rhsa. As before, node C performs
this update a[idxa] = rhsa on its local copy of a. Note that the computation of idxa and
rhsa are typically more complex than in the considered example.
Instead of sending the updated value of a to node D, node C will now only send the
values idxa and rhsa, so that node D will ﬁrst update its local copy aD of a by executing
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aD[idxa] = rhsa. The previous code to produce output o is changed accordingly, i.e., the
value is now taken from the local array aD instead of the now unknown array a.
4.2.2.2 Formal Foundation of the Transformation
After the informal description of the idea of our transformation, we will next deﬁne an
algorithm to optimize the array communication of DPNs that have been obtained from
SGAs: We consider only local variables for optimization since only local variables are
communicated between nodes.
Recall that N is the set of the DPN nodes, and the guarded actions of a DPN's node
n are denoted as behavior (n). Moreover, let L be the set of local variables of the DPN,
i. e., all buﬀers except for buﬀers connecting the DPN with its environment. Conversely to
deﬁnition of behavior (n), owner (A) is the name of a node that contains an action A (the
node is uniquely determined since we partition the original set of guarded actions as DPN
nodes).
Deﬁnition 17 deﬁnes the function to determine the set of SGAs in node n that write to
variable v.
Deﬁnition 17 (Writing SGA in DPN node). The set of SGAs in a node n writing to
variable v is determined as follows:
WA(v, n) := wrActs (v) ∩ behavior (n)
Moreover, for any guarded action A = 〈γ ⇒ x = τ〉, the expression grd(A) denotes its
guard γ, lhs(A) denotes its left-hand side expression x, and rhs(A) denotes its right-hand
side expression τ . Finally, let ReplaceVar(A, v, v′) be the function that renames variable v
to v′ in the given actions A, i. e., all occurences of variable v are replaced by the expression
v′.
4.2.2.3 Array Communication Reduction Algorithm
The reduction of communication of arrays between nodes is done by function RMArrayCom
shown in Figure 4.12. Function RMArrayCom thereby determines ﬁrst the set of array
variables LA that have to be communicated from their writer to a reader (diﬀerent to the
writer). An improved algorithm may consider also whether a single variable is worth the
transformation, which depends on the size of the array and the computations made for its
updates. We then call function RMArrayComOfVar(v) to remove the array communication
of array variable v. This call generates further variables that are collected and ﬁnally
returned by RMArrayCom.
Each call RMArrayComOfVar(v) starts with the creation of a local copy vn of the array
v in each reader node n (lines 913). Then, each occurrence of v is replaced by the
corresponding access to the local copy vn of the node n. Since neither v nor one of its
copies is communicated between nodes anymore, the algorithm has to change the set of
actions that describe the behavior of the concerned nodes. In general, it is possible that
a node reads its written variables. Hence, we must ensure that a copy of v is only added
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1: function RMArrayCom(L,N )
2: LA = {v ∈ L|v is array ∧ |writer (v) ∪ reader (v) | > 1}
3: L′ = L
4: forall v ∈ LA
5: L′ = L′ ∪ RMArrayComOfVar(v)
6: return L′
7: function RMArrayComOfVar(v)
8: n := writer (v)
9: // add copies of variable for reader nodes
10: L = L′ ∪ {vr | r ∈ (reader (v) \ n)}
11: // rename occurences of v in reader nodes
12: forall r ∈ (reader (v) \ n)
13: ReplaceVar(behavior (r) , v, vr))
14: // update code in writer node
15: forall A ∈ WA(v, n)
16: L′ = L′ ∪ {valid v,A, IDv,A, τv,A}
17: behavior (n) = (behavior (n) \ A)∪
18: {true⇒ valid v,A = grd(A)}∪
19: {valid v,A ⇒ τv,A = rhs(A)}∪
20: {valid v,A ⇒ IDv,A = ID(lhs(A))}∪
21: {valid v,A ⇒ v[IDv,A] = τv,A}
22: // update code in reader nodes
23: forall r ∈ (reader (v) \ n)
24: insertCC(A(r),
25: {valid v,A ⇒ vr[IDv,A] = τv,A})
26: return L′
Figure 4.12: Algorithm for removing/reducing array communication.
for and renamed in reading nodes that do not write to v, i. e., n must be excluded from
reader (v) (lines 10, 12).
The remaining part of RMArrayComOfVar adds the transportation of changes by adding
update tuples and corresponding actions. To ensure correctness, each change will be sent
using a separate tuple containing the change. Because we use the synchronous MoC, all
changes to the copy vn of v may be evaluated at the same time. The parallel evaluation
involves a potentially parallel access to the data structure that is used to transport changes.
Hence, to avoid races, each change is stored in a separate update tuple.
Each update tuple consists of a valid ﬂag, an index and the value. The valid ﬂag valid
indicates whether an update has to be made. If the valid ﬂag is set, the index ID identiﬁes
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the element that has to be changed, and rhs() contains the value that must be assigned to
the copy of v.
In addition, our implementation omits the communication of array writes if the written
cell already contains the value to be assigned. In particular, for each assignment to the
copied variable, a tuple for the change is created (line 16). The ﬁrst action (line 18)
stores the state, whether the assignment to vn has to be executed - and therefore, to be
communicated to reading nodes. The following two actions (line 19, 20) copy the right-
hand side expression and the index of the element to the corresponding members of the
tuple. In order to avoid duplicate evaluation of the right-hand side expression and the
element identiﬁer, we remove the original action (line 17) and replace it by an action that
uses the members of the tuple (line 21).
Analogously, each reader obtains a similar action to commit the change to its local
copy of v (line 24, 25). The action has to be inserted using the insertCC(behavior (n) , A)
function which is deﬁned as behavior (n) = behavior (n) ∪ A.
4.3 General Communication Reduction
The following approach adds a communication optimization that is applied to all types
of variables [14], while the previous optimization considers only array variables (see Sec-
tion 4.2).
4.3.1 Relaxing Communication
Data values that are communicated through FIFO buﬀers will be at least sometimes but
not necessarily always used by the consumer nodes. The `sometimes' is the key for com-
munication reduction. The principle idea of the general communication reduction is to
send a value from one node to another only if it is needed for the calculations of the tar-
get node. The actual necessity of a value for the program's outputs (which is actually of
interest) is impossible or at least hard to ascertain because these values may also inﬂuence
the behavior in the future, which can neither be detected at compile time nor at runtime
without extensive eﬀort. Nevertheless, they can be estimated [40]. Moreover, we are able
to ascertain whether a variable inﬂuences the calculations that directly depend on that
variable.
In the following, we use the term transport, formally ζ(x), as the description of the
communication of a single value of variable x between two nodes, the writing node (sender),
formally ζwr(x), and a reader node (receiver), formally ζrd(x). The respective antagonist of
a transport will be called partner node, i. e., the partner node of the sender is the receiver
and vice versa. To this end, let T be the set of all transports in a given DPN.
Transports can be saved by considering changes of variable values. In particular, the
default action which deﬁnes the default value of a variable in a macro step, is a quite trivial
action that either assigns a constant or just keeps the value from the previous macro step.
Hence, executing the default action on the local copy of the consumer node, instead of
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invoking a transport, will have the desired eﬀect. In conclusion, we require each node
to have a local copy for each variable that is written by another node. This local copy
will either contain the up-to-date value or the symbol ⊥ to signal that the local copy is
out-of-date. In the following, Bubble will be the term for a value of a transport that is a
non-required value or the result of the default action.
In the ﬁrst part of our optimization, we assume that our optimization is based on a per
transport analysis, i. e., for each transport ζ(x) ∈ T .
4.3.1.1 True Writes and True Reads
We assume that the nodes of the DPN contain SGAs, i. e., conditional assignments. Hence,
we can determine when a variable is modiﬁed and when it is actually read by a node. If a
value of a variable is changed by its writer or read by its reading node, it is referred to as
true write or true read, respectively. Formally:
Deﬁnition 18. The condition for a true write corresponds to the overall write guard for
variable x and is deﬁned as
γwr(x) :=
∨{γ | A ∈ behavior (Nwr(x)) ∧ x ∈ wrVars (A) ∧ A = 〈γ ⇒ A〉}.
The condition for a true read corresponds to the overall read guard for variable x in
node n ∈ Nrd(x) and is deﬁned as
γrd(x, n) :=
{
true, if ∃〈γ⇒A〉∈behavior(n).x ∈ Vars(γ)∨{γ | A ∈ behavior (n) ∧ x ∈ rdVars (A) ∧ A = 〈γ ⇒ A〉}, else
Note that, if a variable x occurs in node n in a guard, then it must eventually be read by
node n, i. e., γrd(x, n) = true. Moreover, γwr(x) states whether a variable is set by a SGA.
As a conclusion, ¬γwr(x) is the condition when the default action must be activated to
ensure determinism as described in Section 2.1.2.
4.3.1.2 Push and Pop Conditions
In general, a node of a DPN has only a partial view on the complete system. This includes
the variables of the system, i. e., a node reads and writes only a part of the system's
variables. As a result, a reader might not be able to evaluate γwr(x), while a writer might
not be able to evaluate γrd(x, n). Nevertheless, we will ﬁrst ignore this issue and consider
this problem later in Section 4.3.1.3.
The condition whether a value for variable x has to be transported depends on the type
of x and the kind of assignment (immediate or delayed). We start with an explanation
when a value for an immediately written event variable x has to be transported:
1. γrd(x, n) ∧ γwr(x): the value is transported from the sender to the receiver. The
receiver (node n) has the up-to-date value for x and all calculations must yield the
correct result.
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2. ¬γrd(x, n)∧γwr(x): the value is not sent. ¬γrd(x, n) states that x is not involved into
any action. Hence, all variables written by the receiver must be correct. The local
copy of the receiver n contains then ⊥.
3. γrd(x, n)∧¬γwr(x): n executes the default action for its local copy. This yields exactly
the same value as calculated by the sender, which is a constant for event variables.
Hence, any actions that use x for their calculations use the correct value.
4. ¬γrd(x, n)∧¬γwr(x): x is not involved into any calculations. Hence, n may invalidate
its copy of x or execute the default action. We do the latter.
In case that x is an immediately written memorized variable, the handling of communica-
tion gets more sophisticated. First of all, the writer of x must keep track whether the local
copy of reader n is up-to-date:
Deﬁnition 19. The ﬂag xn≡ denotes the status, whether the local copy of the memorized
variable x in node n has been up-to-date in the previous macro step, formally: Xxn≡ ↔ x 6=
⊥. The ﬂag is stored at and handled by the sender of x, i. e., Nwr(x), and the reading node
n.
The temporal relationship is given by the following formula:
Xxn≡ ↔ (γrd(x, n) ∨ ¬γwr(x) ∧ xn≡)
The temporal relationship of xn≡ as deﬁned in Deﬁnition 19 can be derived as follows.
If x is read by n then the local copy of x either must already be up-to-date or it must be
updated by invoking a transport of x. Hence, in the next macro step xn≡ must be set. If x
is not changed by the writer, i. e., ¬γwr(x) holds, the writer will execute the default action
for x. If the local copy of x in node n has been up-to-date in the previous macro step then
n will also execute the default action on its local copy, thereby imitating the behavior of
the sender. As a result, this will keep the local copy up-to-date, i. e., Xxn≡ must hold.
Deﬁnition 19 allows us to precisely deﬁne the behavior for immediately written memo-
rized variables:
1. γrd(x, n) ∧ γwr(x): the value is sent according to the idea above. Receiver n has the
up-to-date value for x and all calculations must yield the correct result. In addition,
xn≡ must be set, since the receiver has an up-to-date value.
2. ¬γrd(x, n) ∧ γwr(x): the value is not sent. The local copy of receiver n contains then
⊥, i. e., the local copy is invalidated. Hence, xn≡ must be unset to keep track of the
invalid copy in the receiver. Nevertheless, all variables written by the receiver must
be correct because the unset condition γrd(x, n) states that x is not involved into any
action or calculation.
3. γrd(x, n) ∧ ¬γwr(x): the behavior of the nodes depends on the ﬂag xn≡, i. e., whether
the local copy is up-to-date. If xn≡ holds, the reader must execute the default action,
otherwise the sender must send the current value of x to the receiver. In both cases,
the value of x will be updated. Hence, the ﬂag xn≡ must be set. Finally, the condition
whether to send / receive a value for this case is γrd(x, n) ∧ ¬γwr(x) ∧ ¬xn≡.
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4. ¬γrd(x, n)∧¬γwr(x): if xn≡ holds, the reader must execute the default action to keep
its local copy up-to-date. Otherwise (xn≡ is unset) the local copy stays invalid. This
behavior guarantees that transports are avoided as long as the variable is not changed
by the sender. To this end, the local copy of x and the ﬂag xn≡ will simply keep their
values.
The next task is to handle delayed actions. The read of a variable x takes place in the
succeeding macro step of its write. Therefore, we have to consider the values of γrd(x, n)
and γwr(x) from diﬀerent macro steps, i. e., the sender has to evaluate Xγrd(x, n). Hence,
the values that are necessary to evaluate the condition would have to be read ahead by
the sender. This somehow corresponds to reading into the future. Reading values that
eventually will not be available, yet, will technically end up with a deadlock of the DPN.
Thus, the sender must assume the worst case (in the sense of communication overhead):
the receiver will read the value of x. To this end, if we set γrd(x, n) to true for all delayed
written variables, we can use the distinctions above to check whether a value has to be
sent or not. The diﬀerent timing has to be considered for the overall write guard in the
receiver, too. In particular, to determine whether to read x, a receiver must evaluate γwr(x)
in the preceding iteration. Since all variables to evaluate this expression may already
have been changed, we simply add a carrier variable γwr,pre(x) and the guarded action
〈true⇒ next(γwr,pre(x)) = γwr(x)〉 to the behavior of the receiver.
Because the overall guard for reading a delayed written variable at the receiver must
be assumed to be true, the transport of these variables provide the least potential for
communication reduction. The condition for transporting a value for a macro step depends
only on the overall write guard. As a result, all value changes of delayed written variables
are committed to the receiver, i. e., the receiver's copy of the variable will be always up-to-
date. If the variable of the sender does not change, the reaction to absence is applied to
the variable in the sender and to the copy of each receiver. Hence, there is no need to keep
track of whether the local copy of a receiver is up-to-date as done for immediately written
memorized variables (see xn≡ in case 4 of the behavior deﬁnition for immediately written
memorized variables).
To conclude, we can now precisely determine the conditions when the sender of an
immediately written variable x has to send (push) the value to a receiver n through the
corresponding buﬀer, and when receiver n of that variable has to read (pop) the value from
the corresponding buﬀer:
• If x is an immediately written event variable:
γpush(x, n) = γpop(x, n) := γrd(x, n) ∧ γwr(x)
• If x is an immediately written memorized variable:
γpush(x, n) := γrd(x, n) ∧ (γwr(x) ∨ ¬γwr(x) ∧ ¬xn≡)
γpop(x, n) := γrd(x, n) ∧ (γwr(x) ∨ ¬γwr(x) ∧ ¬xn≡)
• If x is a delayed written event variable:
γpush(x, n) := γwr(x) γpop(x, n) :=
←−
X γwr(x)
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• If x is a delayed written memorized variable:
γpush(x, n) := γwr(x) γpop(x, n) :=
←−
X γwr(x) ∨ init
init denotes a build-in variable that is true for the very ﬁrst macro step and false
otherwise.
To handle immediately written event variables, it is suﬃcient to modify the conditions for
executing a push and pop. Whereas, memorized and/or delayed written variables need to
change the behavior of the sender and receiver, i. e., to add additional guarded actions.
The modiﬁcations in concrete terms depend on the speciﬁc case as shown in the pseudo
code in Figure 4.13.
4.3.1.3 Quantiﬁcation
In the following, we assume that a variable is known in a node, if the node reads or writes
that variable. Conversely, if a variable is neither written nor read by a node, it is stated
as unknown in that node. This is based on the fact that nodes in a DPN will only receive
data that is necessary to compute their own behavior. In addition, each node is supposed
to be capable of reading variables that are written in the same macro step by itself.
Until now, we assumed that all variables that occur in the expressions γwr(x) and
γrd(x, n) are known in both, the sender and receiver. In general, a node will not have
knowledge of all variables of the overall system, i. e., some variables might be unknown
in a node. As mentioned, a node only knows variables that are either necessary for the
computation of its behavior or that are produced by the node itself. Hence, the sender
and receiver may not be able to evaluate γrd(x, n) and γwr(x), respectively, without adding
communication. In conclusion, the presented approach at that point is only applicable
in case that all variables in both expressions are known by both nodes. To extend this
approach, this section introduces simpliﬁed valid evaluable guards.
Let V be the set of all variables in the DPN including inputs from and outputs to
the environment. Furthermore, let VAR(τ) ⊆ V denote all variables of the formula τ . In
addition, VAR(n) denotes all variables that are known by node n.
Obviously, we must preserve sending of all non-bubble values. This leads to the fol-
lowing constraints of a simpliﬁed guard to ensure that values can be evaluated: (1) A
simpliﬁed guard γ∃ that simpliﬁes γ is valid iﬀ γ → γ∃. (2) A simpliﬁed guard γ∃ that
simpliﬁes γ is evaluable by node n iﬀ VAR(γ∃) ⊆ VAR(n). The simpliﬁcation is transport
speciﬁc, i. e., the simpliﬁed overall write guard gets individually adapted to each reading
node n. Hence, n becomes a parameter in γ∃wr(x, n).
The requirement for validity leads to a pessimistic overestimation of guards, i. e., if γ
cannot be evaluated due to missing variables, each node must assume a read/write by its
partner node. For a transport of x between its sender and its receiver n, this is formally
expressed by the following conditions: γrd(x, n) → γ∃rd(x, n) and γwr(x) → γ∃wr(x, n). The
ability of a simpliﬁed guard γ∃ to be evaluated means that a node knows all variables
that occur in γ∃. An existential quantiﬁcation over the unknown variables in γrd(x, n) and
γwr(x) will result in the desired simpliﬁed guards.
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1: function OptTransport((N ,B),V , T )
2: Vnext := {x | x ∈ V∧
3: 〈γ ⇒ next(x) = τ〉 ∈ behavior (Nwr(x))}
4: VAR(n) := wrVars (n) ∪ rdVars (n)
5: forall t ∈ T
6: (n1, n2) := (ζwr(x), ζrd(x)) = t
7: V1 = VAR(n1) \ VAR(n2)
8: V2 = VAR(n2) \ VAR(n1)
9: γwr =
∨{γ | A ∈ behavior (n1)∧
10: x ∈ wrVars (A)∧
11: A = 〈γ ⇒ A〉}
12: γrd =

1, if ∃〈γ⇒A〉∈behavior(n2).x ∈ Vars(γ)∨{γ | A ∈ behavior (n2) ∧ x ∈ rdVars (A)∧
A = 〈γ ⇒ A〉}, else
13: γ∃wr = ∃ν∈V2ν.γwr
14: γ∃rd = ∃ν∈V1ν.γrd
15: case x is event ∧ x 6∈ Vnext :
16: γpush = γ∃rd ∧ γ∃wr
17: γpop = γpush
18: case x is memorized ∧ x 6∈ Vnext :
19: γpush = γ∃rd ∧
(
γ∃wr ∨ ¬γ∃wr ∧ ¬xn≡
)
20: γpop = γpush
21: Auptodate =
22: 〈true⇒ next(x≡) =
(
γ∃rd ∨ ¬γ∃wr ∧ xn≡
)〉
23: n1 = n1 ∪ {Auptodate}
24: n2 = n2 ∪ {Auptodate}
25: case x is event ∧ x ∈ Vnext :
26: γpush = γ∃wr
27: γpop = γ∃wr,pre
28: n2 = n2 ∪ {〈true⇒ next(γ∃wr,pre) = γ∃wr〉}
29: case x is memorized ∧ x ∈ Vnext :
30: γpush = γ∃wr
31: γpop = γ∃wr,pre ∨ init
32: n2 = n2 ∪ {〈true⇒ next(γ∃wr,pre) = γ∃wr〉}
33: n1 = n1 ∪ {〈γpush ⇒ n1_n2_x.push(x)〉}
34: n2 = n2 ∪ {〈γpop ⇒ x = n1_n2_x.pop()〉}
Figure 4.13: Pseudo code for general communication optimization. Variable init in line
29 denotes a build-in variable that is true in the very ﬁrst macro step and false otherwise.
n1_n2_x denotes the buﬀer to communicate x from n1 to n2.
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Let ζ(x) be the transport of variable x from sender ζwr(x) to a receiver ζrd(x). In
addition, let γwr(x) be the guard for a write of x in ζwr(x), and let γrd(x, ζrd(x)) be the guard
for a read of x in ζrd(x). Then, V1 = VAR(ζrd(x))\VAR(ζwr(x)) denotes the set of variables
that are known in the receiver but not in the sender, and V2 = VAR(ζwr(x)) \ VAR(ζrd(x))
is the set of variables that are known in the sender but not in the receiver. We can then
deﬁne the simpliﬁed guards as follows:
γ∃rd(x, ζrd(x)) := ∃ν∈V1ν.γrd(x, ζrd(x)) (4.1)
γ∃wr(x, ζrd(x)) := ∃ν∈V2ν.γwr(x) (4.2)
Then, one can see why γ∃rd(x, ζrd(x)) = true must always hold for delayed written variables:
to obtain a correct temporal access to the variables in the sender ζwr(x), all variables v
in γ∃rd(x, ζrd(x)) must be replaced by Xv. All variables for a macro step in the future are
unknown. Applying the existential quantiﬁer to γrd(x, ζrd(x)) for all unknown variables
will result then in true because all variables occurring in that expression are unknown.
As a result of the deﬁnition of γ∃rd(x, ζrd(x)) and γ
∃
wr(x, ζrd(x)), the condition whether
to invoke a transport is determined by
γ∃push(x, ζrd(x)) := ∃ν∈V1∪V2ν.γpush(x, ζrd(x)) and
γ∃pop(x, ζrd(x)) := ∃ν∈V1∪V2ν.γpop(x, ζrd(x)), respectively.
4.3.2 Reﬁnement
The necessity of quantiﬁcation due to unknown variables as described in the previous
section may result in a highly overestimated push/pop condition. The output of our
synthesis tool has shown that in some nodes the same variable had to be quantiﬁed quite
often. Therefore, the question arised whether it is possible to furthermore reduce the
communication by sending additional variables to avoid its quantiﬁcation of guards. In
turn, this should give a less overestimated guard and reduce the communication caused
by transport of other variables. This reﬁnement was also implemented and is part of the
benchmarks discussed in Chapter 7.
We recognized that in some applications only a few transports have been modiﬁed. The
reason can be found in the overall write and read guards, which are usually a disjunction
of Boolean expressions. An existential quantiﬁer applied to a disjunction may lead to true
as soon as a sub-expression of the disjunction is evaluated to true. This case may occur,
e. g., if a sub-expression is an unknown variable. Depending on the probability of a guard
to be true and the number of additional variables that are required to evaluate the non-
quantiﬁed guard, the overall communication eﬀort may be decreased. To this end, this
reﬁnement can be understood as a communication optimization that considers a global
view, i. e., several transports at the same time.
Figure 4.14 illustrates such an optimization using the sketched part of a DPN. After
each node has ﬁred exactly one time, 4 transports have to be done in the complete system
on the left hand side. One value is transported through the input channel, two values (x
and y) through the middle channel and a fourth value through the output channel. The
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γ = γQu.pop()
〈γ ⇒ x = τ0〉
〈γ ⇒ y = τ1〉
xQu.push(x)
yQu.push(y)
x = xQu.pop()
y = yQu.pop()
z = x+ y
zQu.push(z)
γQu
yQu
xQu, yQu
γ = γQu.pop()
〈γ ⇒ x = τ0〉
〈γ ⇒ y = τ1〉
γ ⇒xQu.push(x)
γ ⇒yQu.push(y)
γ = γQu.pop()
γ ⇒x = xQu.pop()
γ ⇒y = yQu.pop()
z = x+ y
zQu.push(z)
γQu
zQu
xQu, yQu
Figure 4.14: Simple sketch to demonstrate that additional communication may reduce
overall communication. Left: without additional communication, right: with additional
communication.
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number of transports in the right-hand side depends on the probability of γ being true
(P (γ = true)). In particular, the smaller P (γ = true) is, the more communication can
be saved. The average number of transports is then determined as follows: one value is
transported through the input and output channel, i. e., three values in overall because the
second node now become also the input value γ of the system. Between the given two nodes
2 × P (γ = true) values are transported in average. In total, we have 3 + 2 × P (γ = true)
tokens to send which is less than 4 if γ holds in less than 50% of the cases. To this end,
in this example, sending γ to the lower node as done on the right-hand side of Figure 4.14
reduces the amount of communication in the system if γ is false in most of the time.
To determine whether it is worth to send additional data depends on the amount of
additional communication by these variables on the one side and communication reduction
of sending other variables on the other side. In general, the net reduction of communication
is determined as follows: Consider all transports between a node n1 and n2. Let Vunknown =
V1 ∪ V2 be the set of variables that are unknown in n1 or n2. Consider Vadd ⊆ Vunknown as
the set of variables that have to be additionally send to the reader or writer. Note that
each variable in that set must be unknown by exactly one node because it comes from an
expression from its partner node, i. e., it must be known there. In conclusion, |Vadd| is the
number of transports that have to be added to the involved nodes n1 and n2 to make Vadd
known in both nodes.
The additionally sent variables aﬀect all transports between node n1 and n2. Let Tn1,n2
be the set of transports between the sender n1 and the receiver n2:
Tn1,n2 = {ζ | ζ ∈ T ∧ ζwr = n1 ∧ ζrd = n2}
Let P (ζ) be the probability whether the given transport ζ is invoked in an iteration in
case that no additional variables are known. Furthermore, let Padd(ζ) be the proba-
bility whether the given transport ζ is invoked in an iteration, if the variable set Vadd
is known in both nodes. The overall number of transports that have to be invoked is
then given as: Θ(n1, n2) =
∑
ζ∈Tn1,n2 P (ζ), if no additional variables are known, and
Θadd(n1, n2) = |Vadd| +
∑
ζ∈Tn1,n2 Padd(ζ), if the variable set Vadd is known in both nodes.
The diﬀerence ∆ = Θ(n1, n2)−Θadd(n1, n2) deﬁnes the number of transports that are not
invoked per iteration, which already includes the transports for the additional variables.
If ∆ > 0, the insertion of additional transports for the variable set Vadd can be considered
as reasonable under the assumption that costs for transported values are the same for all
variables. However, the costs for transports can be diﬀerent in reality, e. g., spatial distri-
bution of nodes in a network results in diﬀerent communication ways with diﬀerent costs.
Moreover, the calculation of probabilities requires precise knowledge of the probabilistic
value distribution. This is a separate research topic and the interested reader may refer to
Markov processes [181] for stochastic evaluation [11].
Additional inserted variables Vadd are always read but may allow transport reduction
depending on their overall write guard. Hence, recursive transport reduction is possible
and would require an iterative application of the algorithm. To this end, a precise analysis
whether the transport of additional variables is aﬀordable would result in a computing
extensive synthesis process. To keep our tool chain simple and fast, recursive optimization
has been neglected. The decision whether to add additional communication to a node n is
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based on the number of occurrences of the unknown variable in guards where this variable
has to be quantiﬁed. We made this threshold θ a global parameter which was given to the
synthesis tool, i. e., it was ﬁxed at compile time.
Finally, we like to mention that another optimization could be obtained by the use
of partial evaluation. At this point, all variables occurring in a guard have to be sent
eventually from the corresponding writing nodes to the reading node. These guards may
have a form like α ∧ β or α ∨ β. One could read ﬁrst α and then decide whether it is
necessary to read β for further evaluation. However, partial evaluation was not applied in
our synthesis process due to its potential exponential blow-up of code.
4.4 Synthesis of Data-Flow Process Networks
The synthesis of DPNs is straightforward: Each node in a given DPN is translated to a
single thread, e. g., as done in Section 2.3.1. Each node contains a set of SGAs, i. e., a set
of actions that are executed in the synchronous MoC. Code creation for a single node can
be done using a function to create sequential code as presented by Edwards in [67].
We decided to use explicit communication constructs, i. e., we introduced actions to
explicitly send data to consumer nodes and receive data from producer nodes, respectively.
This allows a straightforward implementation of the conditional push and pop instructions
as required by the general communication reduction approach from Section 4.3. In contrast,
the usage of ﬁring rules (see Deﬁnition 8) to implement conditional communication may
result in an exponential blow-up of code. The communication of a single node usually
consists of multiple reads and writes. Diﬀerent conditions for c communications with other
nodes may potentially result in 2c states. For each state, we have to create a new ﬁring
rule to preserve deterministic behavior, which ﬁnally results in a blowup of the generated
code. For that reason, the translation of our DPNs to OpenDF [30] as done in [18] has
been neglected.
Communication can be done using any thread-safe implementation of a FIFO queue,
e. g., the concurrent_bounded_queue. In particular, for DPNs as created in Section 4.1, one
can read from each incoming buﬀers of a node a single token by calling the corresponding
pop() operation. After the code has been executed, the created values can be written to
the outgoing buﬀers of a node by calling the buﬀer's push() operation.
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Chapter 5
Out-of-Order Execution
This chapter introduces OOO execution for DPNs [20], which is a well known technique
from processor architecture. In an unbalanced DPN, the values of some input buﬀers
of a node may be produced faster than they were consumed by the node. Thus, it is
reasonable to execute this node several times in parallel, leading to a better utilization of
resources. Moreover, varying computational eﬀort of single executions in this node will
produce outputs that arrive OOO, enabling other nodes to ﬁre OOO. This OOO execution
avoids idle time and can speed up the program execution. As data is now reordered, the
approach involves additional eﬀort to reorder the correct ﬂow of output data.
Our approach generates multi-threaded code exploiting OOO execution for synchronous
DPNs. Thereby, we target standard commercial processors, e. g., ones of the i86 and i86-64
architecture and do not rely on any particular hardware extension.
The rest of this chapter is structured as follows: The next section introduces a method
to improve the multi-threaded execution of DPNs in several ways, i. e., load-balancing and
additional ﬂexibility in the provided parallelism. Section 5.2 will continue this idea by
adding data speculation to further increase parallelism.
5.1 Out-of-Order Execution of Data-Flow Process Net-
works
Our approach to execute synchronous guarded actions as DPNs as described in Chapter 4
already provides parallelism by executing nodes concurrently. Applications from the DSP
domain often work in so-called bursts: they supply many inputs at once, and the system
may use them to compute many outputs. Hence, a parallel implementation may beneﬁt
from tracking the dependencies between tasks from diﬀerent executions of T . Thereby, we
can exploit parallelism between diﬀerent iterations and not only within a single iteration.
As a consequence, we obtain an OOO execution (with respect to iterations).
Assume a system is given that has to be executed as shown in Figure 2.2. To execute
the system on a parallel architecture, one could use the approach from Chapter 4 to get
a DPN. Thereby, each node of the DPN is translated to a single thread. Communication
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(a) DPN consisting of two nodes with O(T1) O(T2):
T1
T2
c0
C
X
(b) Timeline for mapping each node to a single thread with a FIFO buﬀer of size=4:
t
Core1
Core2
Core3
T1 T1 T1 T1 T1 T1 T1 T1 T1 T1 T1
T2 T2 T2 T2 T2 T2 T2
(c) Timeline for a task-based execution considering (in-)dependencies across iterations:
t
Core1
Core2
Core3
T1 T1 T1 T1 T1 T1 T1 T1 T1 T1 T1 T1 T1 T1 T1
T2 T2 T2 T2 T2 T2 T2
T2 T2 T2 T2 T2 T2 T2
Figure 5.1: Motivation for the task-based OOO execution of DPNs. The timelines in (b)
and (c) show the execution of the DPN for diﬀerent approaches. We assume that the
computational eﬀort of T1 is half of the computational eﬀort of T2. For both approaches,
we used bounded FIFO buﬀers with size 4. Mapping each node to a thread will lead to
a ﬁxed amount of parallelism. For that reason, the third core in timeline (b) is idle. The
unbalanced computational eﬀort leads to backpressure, i. e., node T1 will start stuttering
after ﬁlling the buﬀer to T2. T2 has no self-dependency, and therefore, several iterations of
T2 can be executed in parallel, leading to a better utilization of the given system.
can be done, e. g., using the Intel TBB concurrent bounded queue. However, the amount
of parallelism is (1) ﬁxed to the number of nodes and (2) relies strongly on a balanced
partitioning. While the former makes an application inﬂexible to the amount of parallelism
provided by the targeted hardware architecture, the latter may result in an unbalanced
workload.
Figure 5.1 (a) shows an example DPN, (b) the timeline of the execution using the
mentioned approach and (c) a timeline of the execution using an improved approach. The
DPN in Figure 5.1 consists of two nodes T1 and T2. To demonstrate the eﬀect of unbalanced
computational eﬀorts, we assume that the computational eﬀort of T1 is half as that of T2,
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i. e., the execution of a single iteration of T1 takes only half the time required for a single
iteration of T2.
The issue of using the approach as described in Chapter 4 can be seen in the timeline
depicted in Figure 5.1 (b): Mapping each node to a single thread provides only two threads.
A system with more cores will not be completely utilized, because one or more cores will be
idle. Nodes with unbalanced computational eﬀort will even lead to a worse utilization. A
practical implementation of an application will use bounded buﬀers due to limited memory
size. If two nodes communicate through a FIFO buﬀer and one node can be executed faster
than the other node, then the faster node will have to wait sooner or later for the other
node. In the given example, the producing node is faster and will start to stutter as soon
as buﬀer X is ﬁlled. In particular, if buﬀer X is full, T1 has to delay further computations
until T2 removes tokens from buﬀer X. The ability of full buﬀers to stall preceding nodes
is called backpressure.
As can be seen, node T2 has no self-dependency. This means that the computations of
an iteration of this node do not depend on preceding iterations. It would be reasonable
to execute several iterations of node T2 concurrently as shown in the timeline given in
Figure 5.1 (c). This would eventually lead to a better utilization of all cores.
A solution to execute several instances of a node in parallel has already been considered
by Stulova et. al in [167]. They analyze a given SDFG with respect to the computational
eﬀort of nodes and their dependencies. Nodes with higher computational eﬀort compared
to other nodes of the SDFG are then duplicated to gain a more balanced workload. While
this approach allows one to obtain more parallelism by node duplication and an improved
workload, the ﬁnal amount of parallelism is still statically determined. Moreover, that
approach requires precise knowledge of the target architecture to determine the computa-
tional eﬀort. However, real-world applications often contain control-ﬂow, e. g., if-then-else
statements, and therefore generally lead to a varying amount of computational eﬀort. This
also applies to our starting point which is particularly conditional actions, namely SGAs.
This makes static analysis and scheduling very diﬃcult. For this reason, we target a
dynamic approach for distributing work to multi-core systems.
Section 2.3.2 introduced task-based execution and its advantages in multi-core environ-
ments. Instead of assigning parts of the work to threads, these parts are deﬁned as tasks.
A set of so-called worker threads execute the given tasks. This mainly provides ﬂexibility
with respect to the number of actual available computational nodes, i. e., available paral-
lelism in an application is decoupled from the available hardware parallelism. To this end,
we decided to use the advantages of task-based execution for the approach presented in
this chapter. Thereby, a task is deﬁned as the execution of a single step of a node.
Assuming that we are able to concurrently execute tasks of the same node, the following
situation may occur: Varying amount of computational eﬀort of a node and concurrent
execution of corresponding tasks can lead to OOO arrival of computed outputs. The
approach of Stulova et. al [167] does not only statically duplicate nodes, but also outgoing
buﬀers of these nodes. A static merging mechanism has to be implemented into each
dependent node, i. e., a node that reads from duplicated buﬀers. However, this solution
will not work for dynamic duplication, i. e., concurrent task execution which is targeted
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here. Inspired by OOO execution in dynamic processors, we handled this issue by using
a centralized buﬀer. The centralized buﬀer provides diﬀerent functions: random access to
that buﬀer allows reordering of values without a merging element. Moreover, computed
output values are input values of pending tasks. Hence, out-of-order arrival of computed
values may even trigger other tasks out of-order, thereby allowing more parallelism. In
the next section, we will give a detailed description of the required data structures and a
pseudo-algorithm of our approach.
5.1.1 Data Structures and Algorithm
I0
T0
T1 T2
T3
O0
I
W
w0
X
Y Z
z1
z0
O
Figure 5.2: Running example for OOO execution, part 1 of 4: Exemplary SDFG that is
used throughout of the running example.
SDFG and Task Functions. Throughout this section, we use a running example, an
SDFG consisting of four nodes T0, T1, T2 and T3 (see Figure 5.2). The code of the individual
nodes is given in Figure 5.3: when a node is triggered, the given task is executed in the
ﬁnal implementation, i. e., the given function is applied to the values belonging to the
corresponding iteration.
Before we present our OOO execution, we ﬁrst modify the given SDFG so that the
communication with the environment is accomplished by additional nodes I0 and O0 (as
shown in the SDFG section). These nodes are guaranteed to be executed in order (tech-
nically realized by a delayed self-dependency, i. e., the node has a feedback buﬀer to itself
with one initial token) so that the behavior at the interface remains unchanged by internal
OOO executions.
SDFG Description. As already explained above, our approach dynamically maintains
a list of dependencies between task executions (which is deﬁned by a tuple containing the
SDFG node and the iteration). We use the data structures given in Figure 5.4 to store
these dependencies and the actual structure of the SDFG.
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1 : macro CBS′[i] = CBS[i mod CBSsize]
2 : macro CBS′V[i] = CBS′[i].values
3 : function FunI(i) {
4 : CBS′V[i].I = ReadInputs()
5 : }
6 : function Fun0(i) {
7 : I = CBS′V[i].I
8 : assert (I 6= 0) // avoid division by zero
9 : CBS′V[i+ 1].W = 1.0/I
10 : CBS′V[i].X = gT0(I)
11 : }
...
12 : function FunO(i) {
13 : WriteOutputs(CBS′V[i].O)
14 : }
Figure 5.3: Running example for OOO execution, part 2 of 4: The functions of the nodes
of the exemplary SDFG. The code also shows how to access input and output buﬀers,
i. e., the central buﬀer station, which is depicted in Figure 5.5.
• SystemState contains a list of all buﬀers of the actual system.
• TaskDesc identiﬁes a speciﬁc task by the node and the iteration.
• DependencyDesc describes a dependency from a task to another task that is identiﬁed
by its corresponding node NodeName and the distance of iterations which is given
by the number of initial tokens. The distance is explained as follows: if a node T is
connected to another node T ′ by a buﬀer, then these nodes are dependent. If that
buﬀer contains N initial tokens, the ith iteration of T will produce a value that is
consumed by the i+Nth iteration of T ′.
• NodeDesc contains a tuple describing all characteristics of a node that are important
for the OOO execution. This includes the identiﬁer of the node, a function to execute
a task for the node and a list of outgoing dependencies.
• CBSEntry describes a single entry of the central buﬀer station as described in the
next paragraph. It contains the state of a single iteration of the DPN in the OOO
execution, i. e., the state of tasks (pending or executed), the remaining dependencies
to keep track of whether a task can be executed (member numInDeps), the remaining
number of dependencies before an entry can be removed (member RT ) and the system
state (member values), which is addressed by the macro deﬁnitions given in lines 1f
on the right-hand side in Figure 5.3.
• SDFG_Desc depends on the application and describes the nodes of the actually
given SDFG. NodeNames is a list of all nodes and is required by the functions for the
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1: structdef SystemState = {I,X, Y, Z,W,O}
2: structdef TaskDesc = {NodeName : NodeID, iteration : int}
3: structdef DependencyDesc = {NodeName : NodeID, numInitialTokens : int}
4: structdef NodeDesc = {NodeName : NodeID, NodeFun : Function,
5: Successors : list of DependencyDesc}
6: structdef CBSEntry = {iteration : int, RT : int,
7: executed : bool [] , numInDeps : int [] ,
8: values : SystemState}
9: SDFG_Desc = {
10: ( I0, FunI,{(I0, 1), (T0, 0)}),
11: ( T0, Fun0,{(T1, 1), (T2, 0)}),
12: ( T1, Fun1, {(T3, 0)}),
13: ( T2, Fun2, {(T3, 2)}),
14: ( T3, Fun3, {(O0, 0)}),
15: (O0,FunO, {(O0, 1)})
16: } : list of NodeDesc
17: NodeNames = {n|T ∈ SDFG_Desc ∧ n = T.NodeName}
18: function GetDescOfTask(n) = {T |T ∈ SDFG_Desc ∧ T.NodeName = n}
19: function GetSucsOfTask(n) = {GetDescOfTask(n).Successors}
20: function GetNumSucsOfTask(n) = {List.length GetSucsOfTask(n)}
21: function GetPresOfTask(n) = {(k, t)|k ∈ NodeNames∧
22: (n, t) ∈ GetSucsOfTask(k)}
23: function GetNumPresOfTask(n) = {List.length GetPresOfTask(n)}
24: function GetMaxInitialToken(n) =
25: {maxn∈NodeNames(GetSucsOfTask(n).numInitialTokens)}
Figure 5.4: Running example for OOO execution, part 3 of 4: Structures and data for
the example SDFG: the description of the SDFG and functions to access members of the
description.
OOO scheduling. The functions given in line 18 to line 24 are used to access members
of the previously deﬁned structures and for convenient access to parameters that are
implicitly given, e. g., the number of outgoing dependencies of a node (see function
GetNumSucsOfTask in line 20).
Central Buﬀer Station. Due to the OOO execution of nodes of the SDFG, the nodes
might not read and write the data in-order. Thus, we have to replace FIFO buﬀers by
another data structure that gives nodes random access. As SDFGs allow the compiler to
determine a static schedule, we can safely use buﬀers of ﬁxed size and determine a lower
bound for their size.
Inspired by the reservation station used by OOO processors, we store all buﬀers in a
table  the central buﬀer station (CBS). This table includes the buﬀers for all input, output
and state variables of the system. Similar to the reservation station of a microprocessor,
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head = 0, tail = n, TaskQueue = {(I0, 0), (T1, 0)}
iter− executed numInDeps values speculationBuffer
Entry ation RT I0 . . . O0 I0 T0 T1 T2 T3O0 I X Y Z W O I0 . . . O0
0 0 6 f . . . f 0 1 0 1 1 1 z0 w0 {} . . . {}
1 1 7 f f 1 1 1 1 1 2 z1 {} {}
2 2 7 f f 1 1 1 1 2 2 z1 {} {}
...
...
...
...
...
...
...
...
...
...
...
...
...
CBSsize − 3 CBSsize − 3 7 f f 1 1 1 1 2 2 {} {}
CBSsize − 2 CBSsize − 2 7 f f 1 1 1 2 2 2 {} {}
CBSsize − 1 CBSsize − 1 7 f . . . f 2 2 1 2 2 3 {} . . . {}
Figure 5.5: Running example for OOO execution, part 4 of 4: CBS for exemplary SDFG:
the CBS after the initialization process and the task queue containing tasks that can be
started. The speculationBuffer is only required for the speculative approach.
it is organized as a ring buﬀer that provides access to at least WS iterations where WS is
the number of newest iterations that can be concurrently handled by the scheduler (called
the window size of the scheduler). In contrast to the reservation station, the data in the
CBS is not removed with a schedule, because each entry will require one schedule for each
task. In addition, the CBS also serves as a reorder buﬀer to write outputs in-order to the
environment. Hence, entries of the CBS are added and removed in-order. Since a buﬀer
may have some initial tokens and a concurrent execution of WS iterations may write WS
additional tokens into each buﬀer, the CBS must have a size of CBSsize = Nmax + WS
entries where Nmax is the maximum number of initial tokens. To allow OOO scheduling for
all nodes, WS must be chosen to be greater than 1. The head entry (i. e., CBS entry indexed
by head) and the tail entry (i. e., CBS entry indexed by tail) of the ring buﬀer address
the oldest and the newest iteration, respectively, that are processed. The CBS for our
running example after its initialization can be found in Figure 5.5. The speculationBuffer
in the table is a member which is required for speculative execution. It will be added in
Section 5.2 to the structure, and the reader can ignore it at this moment.
The read and write positions of a buﬀer in an iteration i are determined as follows: All
nodes will always read the ith element, and therefore, the read position is ReadPos(B) =
i mod CBSsize. The write position depends on the number of initial tokens for a buﬀer
B: let Binit be the number of initial tokens for buﬀer B, then the write position for that
buﬀer is deﬁned as WritePos(B) = (i + Binit) mod CBSsize (see pseudo code of nodes in
Figure 5.3).
In addition to the system's values and its state, the scheduler requires information about
the tasks, e. g., whether a task is pending or has been executed, or how many dependencies
are left to enable the node. In particular, for each task T , we add a counter numInDeps .T
and initialize it with the number of incoming dependencies which can be obtained from
the SDFG description (see Figure 5.4). To keep track of whether the head of the CBS
can be removed, we add for each entry E of the CBS a counter RT [E] for the remaining
non-executed tasks. Some of the counters need an additional dependency which is used to
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1 : thread Worker () {
2 : loop {
3 : T = TaskQueue.pop() // blocking!
4 : LoadFence() // required in weak-memory model
5 : GetDescOfTask(T.NodeName).NodeFun(T.iteration)
6 : StoreFence() // required in weak-memory model
7 : CBS′[T.iteration].executed .(T.node) = t
8 : v = fetch_and_decr(CBS′[T.iteration].RT)
9 : if (v == 0) then ReplaceHead()
10 : DecrDepsOfSucs(T )
11 : }
12 : }
13 : function DecrDepsOfSucs(TaskDesc T ) {
14 : forall S ∈ GetSucsOfTask(T.name)
15 : i = T.iteration + S.numInitialTokens
16 : v = fetch_and_decr(CBS′[i].numInDeps.S.NodeName)
17 : if (v == 0) then TaskQueue.push(S.NodeName, i)
18 : }
19 : function ReplaceHead() {
20 : LoadFence() // required in weak-memory model
21 : CBS′[head].iteration = CBS′[tail ].iteration + 1
22 : StoreFence() // required in weak-memory model
23 : forall n∈NodeNames
24 : CBS′[head].executed .n = f
25 : CBS′[head].numInDeps.n = GetNumPresOfTask(n) + 1
26 : CBS′[head].RT = 1+ List.length SDFG_Desc
27 : head = (head+ 1) mod CBSsize
28 : tail = (tail + 1) mod CBSsize
29 : StoreFence() // required in weak-memory model
30 : forall n∈NodeNames
31 : i = tail − GetMaxInitialToken(n)
32 : v = fetch_and_decr(CBS′[i].numInDeps.n)
33 : if (v == 0) then TaskQueue.push(n, i)
34 : v = fetch_and_decr(CBS′[head].RT)
35 : if (v == 0) then ReplaceHead()
36 : }
Figure 5.6: Pseudo-code of the out-of-order scheduler.
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ensure correct execution. A detailed explanation is given in the following by the description
of function ReplaceHead.
Scheduler. Figure 5.6 shows the pseudo code for our worker thread, which is responsible
for executing pending tasks. It selects a task from the TaskQueue (see line 3) and executes
it using the task function of the corresponding node (see line 5). After a task has been
executed, the corresponding executed ﬂag is set. As explained in the previous paragraph,
the RT counter is used to keep track of whether a head can be removed. Hence, after a
task has been executed, the counter RT [i mod CBSsize] is decremented (see line 8). When
RT [head ] reaches 0, all tasks of the head have been executed, and the head can be removed
(see line 9 and function ReplaceHead in Figure 5.6). Moreover, the executed task provides
input values for its depending tasks. Hence, the scheduler must decrement each counter of
its successors (see line 10 and function DecrDepsOfSucs). As soon as a counter reaches the
value 0, the corresponding task must be scheduled (lines 17f).
Function ReplaceHead is responsible to replace the head of the CBS, which is done after
all tasks of the head have been executed. In practice, this means to reset the counters to
their initial values such that a new iteration can be processed. In particular, the counter
numInDeps .T is initialized for each task T with the number of incoming dependencies of
task T plus 1 (line 25). The additional dependency is removed in a later step of function
ReplaceHead. It is used to guarantee that the execution of a task is postponed until the CBS
entries for writing computed values become available. Writes to a buﬀer may address an
entry that does not correspond to the entry that is processed. The number of initial tokens
in a buﬀer deﬁnes the relative oﬀset where data has to be placed when a write access has
to be handled. As a consequence, tasks can only be scheduled when all addressed entries
in the CBS are available. For instance, buﬀer W in the running example has one initial
token (see Figure 5.2). The ith iteration of node T0 will write the i+ 1th token into buﬀer
W , i. e., the value will be written to the i + 1th entry of the CBS. Hence, the execution
of task T0 for iteration i has to be postponed until CBS entry i + 1 becomes available. A
single additional dependency is suﬃcient because entries in the CBS are added in order.
All relative oﬀsets of the addressed entries must be 0 or positive and at most the number
of initial tokens of that buﬀer with the most initial tokens. Hence, whenever the entry
addressed by the largest oﬀset becomes available, then every preceding entry must be also
available. In the following, we call the diﬀerence between the iteration of the targeted CBS
entry and the iteration counter i of the executed task the write distance. The actual write
distance depends on the node n and its outgoing dependencies. It is formally deﬁned by
function GetMaxInitialTokens(n) given in lines 24f of Figure 5.4, which is required at a later
point of time in function ReplaceHead.
The counter RT [head ] is initialized with the number of tasks (line 26) plus 1. Analogous
to the additional dependencies to avoid anticipated schedules, we have to avoid premature
removal of CBS entries. In other words, we enforce the in-order removal of CBS entries
(head ﬁrst) by using a similar procedure. RT [E] is incremented for all entries except for
the head, i. e., after all tasks of an entry in the CBS have been executed, the corresponding
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entry E will remain in the CBS due to its additional dependency until that dependency is
removed by the replacement of the preceding CBS entry (see line 34).
After updating the head and tail counter (lines 27f), the function removes additional
dependencies from tasks that ensure a safe write distance as explained before. The reset
of the CBS head must be completed before checking whether tasks must be scheduled to
prevent race conditions: Otherwise, a task might be scheduled before the reset phase is
ﬁnished. Since there is no condition that might prevent the execution of the task, it is also
possible that this task is executed during the reset phase. At the end of the task's execution,
the counters of the task's successors must be decremented, and the corresponding thread
might access non-initialized counters. As a consequence, the reset phase would overwrite
the counters with wrong values. A separation of these phases such that the reset of the
head must be completed before any schedule is made, solves this problem.
Removal of additional dependencies to ensure correct execution is ﬁrst done for the
nodes, i. e., for numInDeps .T . A task T in iteration i will eventually write to CBS en-
try i + GetMaxInitialTokens(T). As explained above, this means that only those tasks
T can be scheduled for which i + GetMaxInitialTokens(T) ≤ tail holds. This is equiv-
alent to i ≤ tail − GetMaxInitialTokens(T). If a CBS entry is replaced, then the new
tail is determined by tailnew = tail + 1. As a consequence, the new condition for en-
suring a safe write distance is then given by i ≤ tailnew − GetMaxInitialTokens(T). We
assume that the additional dependency already has been removed for all tasks where
i ≤ tail − GetMaxInitialTokens(T) holds. It follows that the condition must be changed
for those tasks where tail − GetMaxInitialTokens(T) < i ≤ tailnew − GetMaxInitialTokens(T)
holds, i. e., i = tailnew − GetMaxInitialTokens(T). Hence, the dependency counter of each
node n is decremented at position tailnew − GetMaxInitialTokens(T) (see lines 31f).
The ﬁnal step of function ReplaceHead is to remove the additional dependency of RT
(see line 34). It is important to decrement RT at the end of ReplaceHead to avoid races to
the tail counter in line 31. The OOO execution allows one that all tasks of the new head
might already have been executed. Hence, RT of the new head can reach 0, and therefore,
it might trigger the ReplaceHead function for the new head (see line 35). This allows a
recursive removal of CBS entries.
In general, it is possible that several threads try to decrement and read the same counter.
Hence, the decrement and read operations must be made atomic. Some libraries, e. g., Intel
TBB, provide functions and/or data structures to execute such operations atomically. An
alternative implementation using ordinary locks and conditions that are provided by most
operating systems are not recommended due to their costs. On architectures like the x86
or AMD64, it is better to use spin-locks, e. g., using compare and swap (CAS) operations,
because these operations are light-weight and the probability that races occur is for most
systems quite low.
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5.2 Data Speculation in Out-of-Order Execution
This section introduces data speculation in addition to the previously presented OOO
execution. The main goal of this approach is to improve the overall performance of SDFGs
execution by a better utilization of the available processing elements. Thereby, we aim at a
seamless integration. In particular, the OOO execution should have priority. Speculation
should only utilize idle processing units, i. e., speculation should ﬁll in the gaps that would
otherwise be obtained by idle processing elements. In addition, a software implementation
gives us ﬂexibility in the selection of tasks: we dynamically adapt the task selection such
that the speculation automatically selects tasks with high hit ratio. In case that the hit
ratio falls below a user-deﬁned threshold, the speculation turns itself oﬀ to save energy.
We will ﬁrst motivate our approach of speculative execution, which also explains how
values are speculated. Afterwards, we will explain the concept and the required modiﬁca-
tions of the OOO execution.
5.2.1 Motivation
5.2.1.1 False Dependencies
In general DFGs, the number of tokens consumed and produced by a node can vary in
every reaction step of the node. These numbers may depend on internal states, but also
on the values read from the one or the other input buﬀer in the same reaction step. Since
SDFGs allow one to statically derive a schedule, we may wish to convert a general DPN
to a SDFG. This can be done by simply adding dummy values for reading and writing
to every reaction so that each reaction step will always consume and produce the same
number of tokens. The dummy values introduced this way lead then to false dependencies
in the sense that a node need not really have to wait for data tokens from these input
channels.
A dynamic resolution of false dependencies can be achieved by partial evaluation. This
means that we start the computation of the task that deﬁnes the reaction of a node to
determine which values are currently really of interest. If a dependency turns out to be a
true one, the current task must be either canceled, which will add further communication,
or the task must be blocked. The latter violates the task-based execution model, which
requires that a task is completely executed without blocking. Hence, adding this technique
to OOO execution is deﬁnitely not an option.
An alternative way for early evaluation is to start some task whenever computational
power becomes available even if there are no pending tasks. This means that we assume
that all missing values are only false dependencies and optimistically start tasks. Obviously,
this may fail because some of the dependencies may turn out to be true dependencies. To
make a speculative execution of a task more eﬀective, we therefore add data speculation.
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5.2.1.2 Speculation of Values
Speculating values is a subtle and non-trivial task. It can be characterized as a process of
making a guess on future values based on present and past values. Obviously, the behavior
of applications varies, and therefore, the values they compute are also varying. As a result,
the actual hit rate of a speculation depends on the application. Lipasti and Shen [120]
and Richardson [151] ﬁgured out that many real-world applications rarely modify values
of variables. Hence, many speculation algorithms just use previous values as speculated
values. This ﬁts well with the common requirement to keep the computational eﬀort for
speculations low, i. e., speculations should be as fast as possible and require as few resources
as possible, e. g., memory accesses.
Synchronous languages originate from hardware design and provide variables with dif-
ferent storage types. To discuss our idea about speculation, we mainly have to distinguish
between memorized and event variables: While memorized variables behave as registers,
i. e., they keep their values unless they are changed, event variables are reset to a default
value, i. e., a constant value, in case that no assignment is made. Based on the assumption
that applications rarely change values of variables, we use a speculation that considers the
storage type of variables: For memorized variables, the speculation will return the value
from the previous iteration, and for event variables, the pre-deﬁned default value is cho-
sen. In case of memorized variables, the value from the previous iteration might not have
been computed, yet, due to OOO execution. Special handling of this case is relinquished to
keep the speculation process simple. The speculation generally might produce invalid input
sets for a node, which is handled by automatically generated code inside of the specExec
functions (see example, line 36 in Figure 5.9).
5.2.2 Concept
The idea of our speculation is to select a task for speculative execution as soon as a core is
idle, i. e., when no pending tasks are available. According to our motivation, missing input
values for executing a task are assumed to be either not required by the selected task or
to be some default values, i. e., values of the previous iteration or constants.
In particular, we memorize speculated input values that are used for a speculative task
execution. As soon as all inputs for a task are known, we can compare them with the
speculated ones. This allows us to use the result of a speculatively executed task in case
that some missing values turn out to be true dependencies and their speculated values were
correct. Modiﬁed and additional data structures are depicted in Figure 5.7. In addition to
the existing task functions from the OOO execution (see Figure 5.3), we need the functions
shown in Figure 5.9. The modiﬁed code of the worker thread and additional functions are
printed in Figure 5.8. Modiﬁcations of the worker thread have been marked with underlined
line numbers.
In general, algorithms that use speculation must provide a roll-back mechanism to undo
changes which have been made due to wrong speculations. Similar to other speculation
approaches, we hold back changes until the result of a speculation is known to be correct.
In particular, input and result values of speculations are not directly written back to the
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1: structdef SpecDesc = {NodeName : NodeID, iteration : int,
2: inputs : SystemState, outputs : SystemState}
3: structdef NodeDesc = {NodeName : NodeID, NodeFun : Function,
4: specCopy : Function, specGuess : Function,
5: specExec : Function, specCheck : Function,
6: Successors : list of DependencyDesc,
7: speculationAllowed : bool }
8: structdef CBSEntry = {iteration : int, RT : int,
9: executed : bool [] , numInDeps : int [] ,
10: values : SystemState,
11: speculationBuffer : list of SpecDesc}
12: SDFG_Desc = {
13: ( I0, FunI, specCopyI, specGuessI, specExecI, specCheckI,{(I0, 1), (T0, 0)}, false),
14: ( T0, Fun0, specCopy0, specGuess0, specExec0, specCheck0,{(T1, 1), (T2, 0)}, true ),
15: ( T1, Fun1, specCopy1, specGuess1, specExec1, specCheck1, {(T3, 0)}, true ),
16: ( T2, Fun2, specCopy2, specGuess2, specExec2, specCheck2, {(T3, 2)}, true ),
17: ( T3, Fun3, specCopy3, specGuess3, specExec3, specCheck3, {(O0, 0)}, true ),
18: (O0,FunO,specCopyO,specGuessO,specExecO,specCheckO, {(O0, 1)}, false )
19: } : list of NodeDesc
Figure 5.7: Modiﬁed and additional data structures for speculative execution of our ex-
emplary SDFG: the description of the SDFG requires additional functions for speculating
values, doing a speculative execution, and to compare a speculated result.
CBS but into a buﬀer for speculations (see structure SpecDesc in line 1f of Figure 5.4). A
completed speculative execution puts its structure containing the speculated input values
and the result into a dedicated buﬀer in the CBS (see member speculationBuffer of CBS in
Figure 5.5). For fast access to results of speculative executions, each task has a separated
buﬀer.
In the following, we give a step-by-step explanation of code modiﬁcations and additions
depicted in Figure 5.8. The very ﬁrst modiﬁcation of the worker is to replace the blocking
read from the task queue by a non-blocking read (see line 3). In case that no pending
tasks are available, the call to tryPop will return without a token. If a pending task is
available (line 4), the worker will ﬁrst call CheckSpeculation to check whether speculation
results are available (see line 5). If no speculation results are available or if all speculations
failed, the actual task execution is started (see line 7ﬀ). The procedure for executing a non-
speculative task is identical to the one of the non-speculative execution. If a speculation has
been correct, CheckSpeculation is responsible for copying the corresponding results to the
CBS. Hence, no further work to copy speculative results is necessary in the worker thread.
When no task is ready for execution (see line 14), i. e., the worker is idle, a speculation is
triggered by calling DoSpeculation (see line 15).
The purpose of function DoSpeculation (see line 18ﬀ of Figure 5.8) is to do a complete
speculative execution of a task including associated work. First, a speculation structure is
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1 : thread Worker () {
2 : loop {
3 : T = TaskQueue.tryPop() // non-blocking!
4 : if (T 6= nil) then
5 : specOkay = CheckSpeculation(T )
6 : if (¬specOkay) then
7 : LoadFence() // required in weak-memory model
8 : GetDescOfTask(T.NodeName).NodeFun(T.iteration)
9 : StoreFence() // required in weak-memory model
10 : CBS′[T.iteration].executed .(T.node) = t
11 : v = fetch_and_decr(CBS′[T.iteration].RT)
12 : if (v == 0) then ReplaceHead()
13 : DecrDepsOfSucs(T )
14 : else
15 : DoSpeculation()
16 : }
17 : }
18 : function DoSpeculation() {
19 : S = new SpeculationResult
20 : (S.iteration, S.NodeName) = pick a task for speculation
21 : LoadFence() // recommended in weak-memory model
22 : validSpec = true
23 : forall (nP , t) ∈ GetPresOfTask(S.node)
24 : if (CBS′[S.iteration].executed .nP) then
25 : GetDescOfTask(nP ).specCopy(S, S.iteration, t)
26 : else
27 : validSpec = validSpec ∧ GetDescOfTask(nP ).specGuess(S, t)
28 : if (validSpec) then
29 : validSpec = GetDescOfTask(nP ).specExec(S)
30 : if (validSpec) then
31 : StoreFence() // required in weak-memory model
32 : CBS′[S.iteration].speculationBuffer .(S.node).push(S)
33 : }
34 : function CheckSpeculation(T : TaskDesc) {
35 : specV alid = false
36 : while (¬specV alid ∧ ¬CBS′[T.iteration].speculationBuffer .(T.node).isEmpty())
37 : S = CBS′[T.iteration].speculationBuffer .(T.node).pop()
38 : LoadFence() // required in weak-memory model
39 : specV alid = GetDescOfTask(P.node).specCheck(S, T.iteration)
40 : return specV alid
41 : }
Figure 5.8: Pseudo-code of the out-of-order scheduler with speculation. Modiﬁcations to
the worker thread are highlighted in dark red / marked by underlined italic line numbers.
Functions DecrDepsOfSucs and ReplaceHead are left unmodiﬁed (see Figure 5.6). Functions
DoSpeculation and CheckSpeculation are required in our speculative approach.
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1 : function specGuessI(S, t) {
2 : S.inputs.I = Idefault
3 : return true
4 : }
5 : function specGuess0(S, t) {
6 : if (t = 1) then S.inputs.W =Wdefault
7 : if (t = 0) then S.inputs.X = Xdefault
8 : return true
9 : }
...
10 : function specCopyI(S, i, t) {
11 : S.inputs.I = CBS′V[i].I
12 : }
13 : function specCopy0(S, i, t) {
14 : if (t = 1) then S.inputs.W = CBS′V[i].W
15 : if (t = 0) then S.inputs.X = CBS′V[i].X
16 : }
...
17 : function specExecI(S) {
18 : assert (false) // environmental communication must not be speculatively executed
19 : }
20 : function specExec0(S) {
21 : I = S.inputs.I
22 : if (¬(I 6= 0)) then return false // avoid division by zero
23 : S.outputs.W = 1.0/I
24 : S.outputs.X = gT0(I)
25 : return true
26 : }
...
27 : function specCheckI(i) {
28 : assert (false) // environmental communication must not be speculatively executed
29 : }
30 : function specCheck0(S) {
31 : if (CBS′V[i].I 6= S.inputs.I) then return false
32 : CBS′V[i+ 1].W = S.outputs.W
33 : CBS′V[i].X = S.outputs.X
34 : return true
35 : }
...
Figure 5.9: Additional task functions for the speculation approach. Functions specCopy∗
copy valid output values from the CBS to the local speculation structure. Functions
specGuess∗ do guesses for output values. Functions specExec∗ apply the node's behavior
to a speculation structure. Functions specCheck∗ check a speculation result and copy the
output values to the CBS, when a speculation result is correct.
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created (see line 19) which will contain all inputs and will have space for the outputs for
the task that is going to be speculated. After selecting a task for speculative execution (see
line 20), it gets a copy of the actual (available) input values (see line 24f). Known inputs
are initialized by copying the values from the CBS to the newly created structure using the
functions specCopy∗. Missing data is initialized by dedicated functions, i. e., specGuess∗ (see
line 27). Speculated input values have to be buﬀered to ensure a safe roll-back mechanism
in case that a speculation was wrong. They cannot be stored in the CBS, because we must
not assume that the tasks will write the input values after they have been speculated. A
task might be currently in progress or might start during the speculation. Hence, the write
access to such an input would eventually end up in a conﬂict because either the actual
value is irreversibly overwritten or the speculated value cannot be read for comparison in
the speculation check.
In addition to the obvious goal to make a good guess on missing input values, it is
more important to have valid values that are sensible for the program's semantics. This
becomes more diﬃcult due to race conditions that might occur during the initialization
of input values for a speculation. In particular, the latter issue can be handled only by
additional synchronization eﬀort, which should be avoided for performance reasons. Hence,
it does not matter if some input values are invalid due to race conditions or based on a
speculation, both may cause an assertion / error / fault / exception in speciﬁc cases. For
instance, if a value for one input is set to 0 and the task is going to divide by this value, an
assertion / error / fault / exception might be triggered depending on the ﬁnal operating
system and hardware architecture that is used to run the program. An optimal solution
would be to avoid taking values that might result in such a faulty execution, but this is
in general a hard task that entails additional computational eﬀort for value speculation.
Instead, we solved this issue by automatically adding code to the speculation of input values
and the speculative task execution which checks conditions that might trigger a runtime
error. Typical candidates are e. g., division by zero, subtraction of unsigned numbers, out-
of-bound array accesses, etc. Moreover, invalid input values can trigger application-speciﬁc
assertions that have been created by the programmer. In particular, our synthesis method
translates assertions in specGuess∗ and specExec∗ to if-then-statements. Figure 5.9 gives
an example for adding safety code: All inputs of a node can potentially be speculated,
and therefore, they can have arbitrary values. The divisor of the division in line 23 is
based on an input. Hence, it is necessary to ensure that the divisor has a non-zero value
(see line 22). In case that the divisor is zero, the speculative execution will return false to
signalize invalid input values. If the speculation of input values or the speculative execution
of the task signalize an invalid input value then DoSpeculation will set validSpec to false
(see line 27 and line 29). As a result, no remaining code in the function will be executed,
i. e., all computations of this function will be neglected.
The actual execution of a speculative task is done using the corresponding functions
specExec∗ (see line 29 in Figure 5.8) and diﬀers in the target buﬀer which is now the
previously created structure. After the execution, we put the structure into the speculation
buﬀer of the corresponding task (see line 32). The result remains there until a check for
the correctness of the speculation is initialized (see line 37ﬀ in Figure 5.8).
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Buﬀers may have initial tokens. In addition, a node may write to several buﬀers with
diﬀerent numbers of initial tokens, i. e., the node produces values that are consumed in
diﬀerent iterations of the CBS. In turn, this means that the input values for a task may be
produced by tasks in diﬀerent iterations. For instance, a task of node T3 in the example
SDFG in Figure 5.2 has a dependence to the task of node T1 in the current iteration
and a dependence to the task of node T2 in the iteration before the previous iteration.
Even worse, consider the following example: let A and B be nodes in a DPN. A writes
values to buﬀers x and y where buﬀer x is initialized with one token and buﬀer b is initially
empty. Furthermore, B reads from both buﬀers. Now assume that we want to speculatively
execute node B. The input dependencies would show that B has two dependencies to A. In
particular, this is a dependency to A in the previous iteration, which is due to the required
value of buﬀer x, and a dependency to A in the current iteration, which is due to the
required value of buﬀer y. In OOO execution, it could be the case that A in the previous
iteration has not yet been executed, while A in the current iteration has already been
executed. Because each dependency is listed separately, we can decide separately whether
to copy or to speculate about the corresponding value, i. e., whether to call specCopy∗ or
specGuess∗. To this end, it is mandatory for a correct behavior of the speculation that the
calls to these functions make sure that only the value of interest is written. Therefore, we
need parameter t in our functions for copying and speculation of input values. It allows us
to distinguish between the diﬀerent iterations that can be written to.
Some nodes do not only represent a function that maps inputs to outputs. For instance,
nodes that communicate with the environment cannot be speculatively executed, because
their changes cannot be held back and will lead to irreversible modiﬁcations. An addi-
tional ﬂag in the node structure (speculationAllowed in structure NodeDesc in Figure 5.7)
determines, whether it is allowed to speculatively execute a task for a node.
Scheduling of non-speculative tasks is left unchanged, i. e., we do not check speculative
results when tasks are scheduled. Hence, the functions DecrDepsOfSucs and ReplaceHead
remain unchanged. Performing the check for correct speculations into the task execution,
results in the additional beneﬁt that the check is executed in parallel. When a task is
dequeued, the corresponding worker starts with a check on whether speculative results
are available. The worker dequeues all speculative results and checks for each speculation
whether the inputs for this task were actually read or equal to the actual inputs, i. e., the
inputs of the non-speculative one. Obviously, it should be suﬃcient to apply this check
only to inputs that have been speculated. This raises however some issues due to potential
races that can occur in the concurrent execution. In the following, we will discuss these
issues and possible solutions.
5.2.3 Time-Insensitive Check
The easiest way to handle races is to ignore them at the point of the speculation. When
a speculation result is being checked, we simply compare all inputs that actually have
been used by the task. This is done by an additional function which is created by our code
generator. The behavior of each node is deterministic. Hence, applying a task's function to
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the same inputs will always yield the same outputs. In turn, if the inputs of a speculation
and the actual inputs of a pending task are equal, then the speculation result is exactly
the same as the result of the non-speculative execution.
As simple as this mechanism is, it provides two advantages: First of all, it never fails,
because its correctness purely depends on the comparison of input values. Since the com-
plete input set is taken for the comparison, there is no need to detect races that might
occur during the initialization of the inputs for the speculative task. Second, this way to
check speculation results provides more ﬂexibility. In contrast to the method presented in
Section 5.3.1 (least-eﬀort check), it allows one to reuse speculations. It is easily conceivable
that input sets for a node may reappear, such that a node may repeatedly produce the
same output values. For instance, in audio synthesis and ﬁltering programs, a node that
generates continuously a wave, e. g., a sinus curve, the outputs will reappear. Hence, the
check of reusable speculation results would work like a look-up table with a bounded size
and a fall-back mechanism in case that a value is not available in the look-up table, i. e., the
buﬀer with speculation results.
We propose the following sequence to do a speculation:
1. Create a copy of valid input values and speculate about missing input values : A task
is the execution of one iteration of a node. The required inputs to execute the
non-speculative task are found by the dependencies described in the SDFG. For a
speculative task, we check for each preceding task (i. e., for each incoming depen-
dency) whether it has already been executed. If this is the case, the corresponding
inputs must be available, and therefore, we can copy them into the local copy of the
CBS entry. If it is not the case, we call a function for the corresponding node that
writes a set of default values to the local copy.
2. Execute task : The task is executed with the previously initialized inputs. Thereby,
it checks safety conditions as described above, e. g., if the divisor of a division is
non-zero. In case that such a safety-condition is not fulﬁlled, the execution of the
task and the remaining speculation are canceled because the actual inputs will result
in non-sensitive output values.
3. Store speculation result : If the task execution successfully terminates, i. e., it is not
aborted by a safety condition as described above, the result is put into the corre-
sponding speculation buﬀer. The content of this buﬀer is evaluated at the beginning
of the non-speculative execution of the task.
5.2.4 Smart Task Selection for Speculation
This section describes a dynamic approach to select a task for eﬃcient speculation. We
will explain how the selection of a task for speculation inﬂuences the hit ratio of the overall
speculation. Using the following approach, we are able to dynamically adapt the task
selection until a user-deﬁned hit ratio in the speculative execution is achieved.
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The selection of a task for speculation has to consider the time (row in the CBS) and
the node (column in the CBS). The time refers to the distance to the CBS head, i. e., the
number of iterations that an entry is ahead of the oldest CBS entry. The node simply
determines for which node a speculation is started. Both parameters are independent of
each other and may have an eﬀect on the speculation hit ratio.
Each node has diﬀerent inputs that may be more or less suited for speculation. For
instance, input variables that often have the same value are more suited than variables
that are likely to change. Depending on the characteristics of a node's input variables, the
hit ratio of speculations for this node may vary. For eﬃcient speculation, it is reasonable
to prefer nodes with a high speculation hit ratio.
The time and its eﬀect in speculation is explained by the following thoughts: most
SDFGs represent systems that have a state. This basically means that the outputs depend
on the actual inputs and (directly or indirectly) on inputs of previous iterations. Hence,
despite of the parallel and OOO execution, the execution of the tasks in the CBS usually
underly a partial order. As a result, the CBS head entry will usually contain more executed
/ less pending tasks than the CBS tail. In turn, there will be a gradient of known values in
the CBS where the CBS head entry will contain more known values than the CBS tail entry.
The hit ratio of a speculation will be inversely proportional to the number of speculated
values. Hence, doing a speculation for a task close to the CBS head will generally end
up with a higher hit ratio due to more known input values. The more input values are
known for a task, the higher is the probability that its actual execution is started in the
near future and will overlap with the speculative execution. The actual execution will
only check completed speculations (see timeline of S2, . . ., S8 in Figure 5.10). Results of
concurrently running speculations will arrive too late, and therefore, they will be neglected.
To this end, choosing a speculation close to the CBS head will generally result in a higher
hit ratio but also in a higher probability of arriving to late. Choosing a speculation close to
the CBS tail will end up with a low hit ratio and a high probability to be completed before
the actual execution is started. The optimal range for the time parameter of a speculative
execution depends on the program and the ﬁnal hardware architecture.
Our approach evaluates statistic information and provides a solution to dynamically
adapt the use of speculations by means of a user-deﬁned parameter for the desired spec-
ulation hit ratio. For each node, we deﬁne a speculation window, consisting of a minimal
and a maximum distance to the CBS head. This window is initialized with optimistic
values, i. e., the range covers the complete CBS. A set of counters is used to keep track of
the number of speculations, speculations that came too late, and bad speculations. Dur-
ing the execution, we regularly check after a deﬁned number of speculations whether the
observed numbers exceed their thresholds. In these cases, the speculation window of the
corresponding node is reduced and the counters are reset to measure the hit-rate in the
next interval. The speculation window will level out after a while, such that the hit ratio
for each task will be above the user-deﬁned parameter. Note that a window may shrink to
zero size in case that too many speculations fail. A zero-sized window does not allow us
to select a task. Hence, speculations for nodes with a zero-sized speculation window are
stopped.
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5.3 Discussion
This section discusses several variations of some methods in our approach.
5.3.1 Least Eﬀort Check
This section discusses a diﬀerent way to check the results of speculations. Although it has
not been implemented, we consider it as an interesting alternative to the time-insensitive
check in Section 5.2.3.
The critical point in the check for correct speculations are potential races in the con-
current execution of a speculated task and its non-speculative antagonist. A speculation is
always initiated before its non-speculative antagonist. However, this is not guaranteed for
its completion, i. e., the non-speculative execution of a task may overtake the speculation.
Hence, the result of this speculation may be put into the speculation queue after the non-
speculative execution of this task already has been evaluated and cleared its speculation
queue.
Adding a mechanism to prevent old speculation results from being added to the spec-
ulation queue requires some steps in the algorithm to be atomic. As a consequence, this
will end up in adding synchronization, which would typically slow down the execution. In
general, the execution of a speculative task should introduce as few changes as possible
to the existing OOO execution. The worst case, i. e., if all speculations fail, should be
that the performance of the speculative OOO execution is left unchanged compared to
its non-speculative version. Hence, the execution of a speculative task should be as non-
communicative as possible to avoid expensive synchronization overhead. As a result, there
is no global knowledge about speculations that are currently in progress, i. e., no worker
but the one that executes the speculative task knows about a running speculation. An
alternative is to implement a mechanism into the speculation to safely recognize invalid
speculations.
Adding a time-stamp to allow the association of speculations to an iteration seems to
solve this issue. Basically, it would allow a fast way to check whether the speculation
belongs to the currently checked iteration. Nevertheless, this is a very subtle solution since
it leads to potential races.
Figure 5.10 shows an execution that can appear when a speculative task is executed.
The potential speculative task executions are denoted with S1 to S8. Races occur when the
initialization of the speculation, particularly copying the available inputs, overlaps with
the non-speculative execution (denoted by T ) or if the CBS entry that the speculation
belongs to is removed (denoted by C). The best case that can happen is S1 which simply
means that the speculation is completed before the non-speculative execution is started.
Case S2 shows a start of the speculation initialization before the non-speculative task is
scheduled, but the speculation is not completed in time, such that the result is useless. A
check in the speculative task execution to avoid adding out-dated speculation results to
the speculation queue, or clearing the speculation queue in the head-removal step is not
suﬃcient, because both methods cannot be implemented atomically without additional
Discussion 121
t
T C
S1
S2
S3
S4
S5
S6
S7
S8
Figure 5.10: Diﬀerent timelines of a concurrent execution of a speculative task initialization
(boxes denoted with S1 to S8) compared with the execution of the non-speculative execution
of the same task (the box denoted with T ) and the removal of an entry in the CBS (the
box denoted with C). The left and right borders of each box represent the start and end
times of that execution, respectively. This ﬁgure is used to elaborate the diﬀerent timings
and their related race conditions.
synchronization (which still should be avoided). As a result, when speculation results are
checked, the corresponding worker might access out-dated results, and therefore, it has to
have the ability to recognize them. As already stated, using iteration indices as timestamps
provides this ability.
The key is to make a consistent copy of the available inputs and to identify the iteration
to which the copied input values belong to. A worker that is going to execute a speculative
task might be interrupted during the copying process of the input values (e. g., case S4 and
S5 in Figure 5.10). While the worker is postponed, the actual execution might take place.
To make it worse, the CBS entry might be cleared before the speculative task is continued,
i. e., the inputs are generally invalidated. When the worker which executes the speculative
task is activated to proceed its calculations, it accesses invalid input values. As a result,
its copy of the input values may contain values from diﬀerent iterations, thereby making
that copy inconsistent and invalid.
We extend the previous sequence to do a speculation in two steps:
1. Create timestamp: The behavior of a SDFG can be split into logical reaction steps.
The index of the reaction step is stored in the CBS and copied to the speculation
structure. This serves as the unique timestamp of the CBS entry that is handled.
Whenever the entry of the CBS is cleared, this index is set to a new value and allows
us to identify whether the speculation was overtaken by the non-speculative execution
and the cleaning of the CBS entry.
2. Create a copy of valid input values and speculate on missing input values : remains
as described before.
3. Check timestamp: At this step, we read again the unique timestamp from the CBS
entry and compare it with the local copy. In case that they are not equal, the
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speculation has been overtaken by the cleaning process of the CBS entry. The spec-
ulative process can be stopped because its result will eventually be neglected. If the
timestamps are equal, the copies of the input values are either valid, making the
speculation result valid, or - if the cleaning of the CBS entry has been started, but
not ﬁnished - the inputs might be invalid (see S4 and S6 in Figure 5.10). The latter
case will still result in a correct execution because the non-speculative execution of
this task with exactly this timestamp must have already been done. Future task
executions of the same node will have diﬀerent timestamps and consider the result
as outdated. Thus, they will neglect the result.
4. Execute task : remains as described before.
5. Store speculation result : remains as described before.
The existing OOO execution requires the following changes: when the CBS head is re-
moved, the actual entry is reused by resetting its contents. To ensure a correct execution
in the speculation approach, the update of the timestamp has to be ﬁnally done, i. e., after
all other members of the CBS entry have been reset.
In general, timestamps require an inﬁnite range of values, which is not available on
computers. A state-of-the-art implementation for timestamps is to simply use a counter.
Overﬂows of such a counter (wrapping) can cause an incorrect execution because it makes
timestamps reappearing and therefore non-distinguishable. Increasing the value range of
a counter, i. e., its bit-width, will decrease the probability of such faults, but it does not
avoid the issue. Complete correctness is only provided by methods that can be reduced
to the following idea: the value range is split into subranges. When the global timestamp
shifts from one subrange to another one, a synchronization mechanism ensures that all
old timestamps are removed, e. g., by completing all tasks that use old timestamps. The
use of timestamps was motivated to avoid synchronization for performance reasons. Hence,
solving problems related with timestamps by synchronization is pointless. Since correctness
without additional synchronization is however not possible, this approach has not been
implemented.
5.3.2 Energy Consumption
Another important aspect concerning speculation is the increase of energy consumption.
While correct speculations can speedup the execution of a program, wrong speculations will
be simply neglected without any performance beneﬁts. As a consequence, the energy that
was used to execute such a speculation was wasted. Hence, the presented approach is not
intended to be used in low-power systems, but rather in high-performance systems. Despite
of the fact that the logic for speculations requires more energy, speculation techniques are
still commonly used in desktop and server PCs, containing e. g., Intel x86(-64) and AMD
processors. Considering energy consumption, Intel's VLIW architectures, i. e., the Intel
Itanium, would have been deﬁnitely the more reasonable solution. Nevertheless, dynamic
processors with speculation still dominate the market. The reason is found in the capability
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to save time, which is an important economical aspect. Shorter development processes
result in shorter time-to-market intervals and a potential better proﬁt, i. e., an improved
economy. To this end, the decision to use the speculative approach depends on whether
performance or energy consumption has the priority. Independently, our software solution
provides an invincible advantage compared to the hardware solution: our OOO execution is
scalable (window size can be set at the beginning of the program) and its speculation can be
switched on and oﬀ. Beyond that, the task selection in our speculation dynamically adapts
to a desired hit ratio. To conclude, our software solution allows much more customization
compared to hardware solutions.
5.3.3 Execution Time Analysis
The advantage of this approach is its highly dynamic adaption to available hardware,
which is however a disadvantage for worst and average case execution time estimations.
Since there are no assumptions about the hardware and especially about its performance, a
precise execution time cannot be determined. The speculation complicates to predetermine
the execution time because its beneﬁts with respect to the performance generally depend
on the actual input values. A general worst case execution time can be easily determined
by considering a SDFG that only allows sequential execution of its tasks. In addition, if all
speculations fail, the ﬁnal execution time will correspond to the sequential execution time
of all tasks including the overhead for scheduling and speculation checks (which depends
on the ﬁnal hardware).
Our approach still has a broad range of applications where the average execution time is
of more interest than the worst case execution time. For instance, multimedia applications
have deadlines, but no hard deadlines like in safety-critical applications. Moreover, our
Averest framework allows us to develop hardware, and one would expect simulations in
software to be as fast as possible.
To this end, this approach has to be considered as a generic throughput optimization
for systems that do not have to comply with hard deadlines.
5.3.4 Multiple Speculations per Task
The necessity to store speculated values in a structure which is separated from the CBS
allows us to use more than one speculation with diﬀerent values for the same task. A
similar technique is predicated execution and can be found in some VLIW architectures
like the Intel Itanium. The predicated execution is basically the execution of an instruction
that depends on a condition  the predicate. The result of the instruction is calculated,
even if the predicate has not been evaluated, yet. The result is held back until the value
of the predicate becomes known. An eﬀective implementation requires a speculation that
provides varying values which is not yet available.
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5.3.5 Caching Speculation Results
In our implementation, we use the time insensitive check as explained in Section 5.2.3.
After a check for the correctness of a speculation has been completed, the speculation
result is removed from the speculation buﬀer. However, the time insensitive check allows
us to keep the result in the buﬀer and to reuse it for later computations, i. e., we could
use it as a speculation result of other iterations of the same node. Moreover, we could
also keep results of actual node executions as speculation results in the speculation buﬀer.
In particular, this idea is based on Richardson's approach in [151] which uses a result
cache to speed-up time-consuming functions with frequently used input sets. Note that
Richardson's approach did not consider speculation at all. For timing issues, we had to
postpone this idea.
5.4 Closing Remarks
This chapter considered an approach to speed-up the execution of DPNs by techniques that
are already used in processor architectures. In particular, we considered OOO execution
that allows nodes to compute next reactions before the current one as long as the results
are ﬁnally given to the environment in the correct order. Moreover, we considered in detail
how speculation which is a widely used technique in processor architectures, e.g. for branch
prediction, can be used to predict input values so that nodes can be executed before the
real input values are available. While most related work is based on specialized hardware,
our approach is completely implemented in software, thereby addressing a broad ﬁeld of
multicore processors. Moreover, our techniques are completely automated, i. e., no manual
work has to be done by the programmer. As a main feature of our approach, we emphasize
the ﬂexibility in terms of the number of processing units (e. g., cpus, cores), i. e., there is
no need to repartition a given DPN when the target system is extended or changed.
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Chapter 6
Implementation
This chapter discusses some experiences that have been made during the implementation
of the synthesis tools. Note that, this chapter is not a guide or a tutorial to (re)program
the compiler. The concepts to create parallel code from synchronous programs have been
presented in the preceding chapters. This also includes some pseudo code which allows a
straightforward implementation.
Beside the implementation of the concepts, some interesting details, issues and potential
optimizations came up which we are going to discuss here:
• Implementation of a lock-free FIFO queue: Section 6.1 explains a specialized FIFO
queue implementation for shared memory systems that is made to DPN speciﬁcations.
• Non-blocking communication in MPI can cause exception due to full buﬀers. This
issue is addressed in Section 6.2.
• Quitting a multi-threaded program: Section 6.3 discusses the issue to safely quit a
multi-threaded application.
• Weak Memory Models: In shared memory systems, the weak memory models allow
processors to apply changes to the memory out-of-order with some restrictions. This
should result in a better performance, but requires special handling in software pro-
gramming. Section 6.4 gives some essential information about weak memory models
and how to take care of the presented approaches.
• Partitioning: TLP requires coarse-grained parallelism. A system that provides ﬁne-
grained parallelism has to be partitioned to allow a distribution to architectures that
are based on threaded execution. This issue has not been tackled in this thesis, but
we give a short discussion on that topic in Section 6.5.
6.1 Lock-Free Single-Writer-Single-Reader FIFO Queue
The message passing approach in Chapter 4 has been implemented for SMP systems using
PThreads and for distributed memory systems using MPI. This section explains a special-
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1: class P2PQueue < Type T > {
2: T [] buffer;
3: unsigned int readPos;
4: unsigned int writePos;
5: Lock l;
6: Condition bufEmpty(l);
7: Condition bufFull(l);
8: unsigned int size;
9:
10: constructor (unsigned int s) {
11: size = s;
12: buffer = new T [size];
13: readPos = 0;
14: writePos = 0;
15: }
16:
17: void push(T a) {
18: l.acquire();
19: while (writePos == ((readPos+ size) mod (2 ∗ size))) {
20: bufFull.wait();
21: }
22: buffer[writePos mod size] = a;
23: writePos = (writePos+ 1) mod (2 ∗ size);
24: bufEmpty.notifyOne();
25: l.release();
26: }
27:
28: void pop(T &r) {
29: l.acquire();
30: while (readPos == writePos) {
31: bufEmpty.wait();
32: }
33: r = buffer[readPos mod size];
34: readPos = (readPos+ 1) mod (2 ∗ size);
35: bufFull.notifyOne();
36: l.release();
37: }
38: }
Figure 6.1: Implementation of a bounded FIFO queue for multiple writing and reading
threads.
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1: class P2PQueue < Type T > {
2: volatile T [] buffer;
3: volatile unsigned int readPos;
4: volatile unsigned int writePos;
5: unsigned int size;
6:
7: constructor (unsigned int s) {
8: size = s;
9: buffer = new T [size];
10: readPos = 0;
11: writePos = 0;
12: }
13:
14: void push(T a) {
15: while (writePos == ((readPos+ size) mod (2 ∗ size))) {
16: pthread_yield();
17: LoadFence();
18: }
19: buffer[writePos mod size] = a;
20: StoreFence();
21: writePos = (writePos+ 1) mod (2 ∗ size);
22: }
23:
24: void pop(T &r) {
25: while (readPos == writePos) {
26: pthread_yield();
27: LoadFence();
28: }
29: LoadFence();
30: r = buffer[readPos mod size];
31: readPos = (readPos+ 1) mod (2 ∗ size);
32: }
33: }
Figure 6.2: Implementation of a bounded FIFO queue for uniquely determined writing
thread and uniquely determined reading thread.
ized queue implementation that is custom-tailored to the usage in SMP systems. A FIFO
queue in a DPN is characterized by its uniquely determined writing node and a uniquely
determined reading node. Hence, in our implementation, where each node is mapped to an
own thread, each buﬀer is written by a uniquely determined thread and read by a uniquely
determined thread.
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A commonly used implementation of a bounded FIFO queue is depicted in Figure 6.1.
Such an implementation usually declares a buﬀer with a ﬁxed size, e. g., an array, for
storing the elements. The most important methods for such a queue q are qpush() to
store an element in and qpop() to load and remove an element from the queue. Multiple
threads may access a queue, which leads to potential races. Hence, access to the queue
must be synchronized using common synchronization elements, e. g., locks and conditions.
These synchronization elements block a reading thread in case that a value is missing and
a writing thread in case that the buﬀer is full.
Our particular synthesis to PThreads allows us to consider two crucial characterizations
of the created code: (1) The writer and the reader for each buﬀer are uniquely determined,
(2) The created threads are light-weight. The latter implies that communication in each
buﬀer is done in short time intervals. Hence, if a writer attempts to write a value and
fails due to a full buﬀer, we can assume that at least one value will be consumed soon.
Analogously, if a reader attempts to read a value and fails due to an empty buﬀer, we
can assume that a value will be produced soon. Soon in the previous context means
that a spinning block is better compared to switching the thread state with respect to the
performance. Moreover, PThread supports a function to release (yield) a processor, which
means that a context switch is enforced without suspending the calling thread. This allows
other runnable threads to continue their execution, i. e., threads that can be executed but
have no assigned processor are then scheduled to a processor. At the same time, it reduces
wasting of computational power due to spinning blocks.
Based on Lampert's peer-to-peer queue [104, 105], we implemented a queue that is
custom-tailored to DPN execution. The implementation of this queue is printed in Fig-
ure 6.2. The principle of this implementation is to use a ring buﬀer with a ﬁxed size and
two pointers which are exclusively written by the writing and respectively reading thread.
Whenever the write position is size elements ahead, then the queue is full (line 15). If both
pointers have the same value, then the buﬀer is empty (line 25). In case that a value has
to be written and the buﬀer is full (lines 14ﬀ), the writing thread is stalled by yielding the
processor (line 16). If a buﬀer is not full, the value is written to the buﬀer and afterwards
the pointer is updated. This signalizes a reading thread that the value is now available.
Hence, the ordering of these writes is important.
The compiler might try to optimize code generated from this source, e. g., by exchanging
read and write orders of variables that are written and respectively read by other threads.
The keyword volatile is used in C to avoid these optimization.
Other approaches to implement a lock-free queue are based on compare-and-swap (CAS)
instructions [130], which are usually more expensive in their implementation than basic
memory load and store instructions.
6.2 Nonblocking Communication in MPI
In blocking communication, the phase of communication and computation are clearly sep-
arated. Hence, a node gets idle in calls to communication functions until a communication
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process has been completed. In contrast, our synthesis to create MPI code uses nonblock-
ing communication. This enables overlapped communication and computation, which is a
technique to hide communication latencies. Communication is initiated in advance, such
that it can be handled in background. Meanwhile, the node can proceed its execution of
computations. The advantage is clearly a better utilization of computational power [121].
One issue that has to be tackled in our MPI applications is the gap between actually
limited buﬀer size and the communication that handles buﬀers as if their size is unlimited.
In our particular used MPI implementation, i. e., OpenMPI, and MPI environment, i. e., x86
multi-core cluster, the message buﬀer provided by MPI to buﬀer incoming messages is
limited. Moreover, nonblocking sends are eventually nonblocking, which means that there
is no stall if the buﬀer of a receiver is full. In other words: when a value is sent to the
reader, it is assumed to have enough space to store that value. As long as that value is
not read, it remains in the reader's buﬀer. Due to decoupled execution of the nodes and
potential unbalanced computational eﬀort, a node may send tokens much faster than its
respective antagonist consumes them. Hence, the buﬀer is ﬁlled up until it is full and
even worse, until it overﬂows, which will yield an exception. This issue can be handled in
diﬀerent ways.
One can increase the buﬀer size, which will clearly not solve the problem but only delay
its symptoms. Another solution is to use a diﬀerent communication mode of MPI, namely
synchronous communication. This introduces an acknowledge of the reader, which ensures
that the reading node received the sent token. Obviously, this requires additional band-
width due to the required hand shake. Moreover, this limits the decoupling of nodes, which
is not an option for our synthesis. The second solution considers also a hand shake protocol
which is global and only barely used. Barely means, that the hand shake is not required
for each single communication, but for a global synchronization. This is implemented by
calling a barrier (MPI_Barrier in each node in each nth macro step). This provides a
compromise between performance and bandwidth loss while preserving functionality. The
latter is obviously important to guarantee a safe execution of an application. The maximal
value of n depends on the application and the buﬀer size provides by MPI.
6.3 Quitting Multi-Threaded Programs
This section is about quitting a multi-threaded application safe and clean. At a ﬁrst glance,
this seems to be an easy task, but it turned out to be subtle to allow a clean exiting of a
decoupled program. Although a reactive system can basically run for an inﬁnite time, most
applications will compute a result and then subsequently quit. Especially benchmarks need
the control of stopping themselves. After calculating a result or reaching a speciﬁc state,
they have to be able to initiate a safe stop for two reasons. First, a safe stop ensures that
the application can do cleanup work, e. g., quitting threads, releasing allocated memory,
ﬂushing buﬀered data to disk, etc. A safe stop also ensures that we are able to measure
the execution time.
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The very ﬁrst step is to specify how an exit should be triggered in an application that
was created by our tools. We have the diﬀerent options that are discussed in the following.
We could trigger the exit
• from the environment (input reader or output writer): We use dedicated functions to
read inputs from or write outputs to the environment. These functions have to be
deﬁned by the environment, i. e., by the programmer of the environment. They can
for instance read sensor data or send control values to actors using library functions.
We leave the decision whether to stop an application to the environment. It may
trigger a stop by setting a stop ﬂag which is handed to the previously mentioned
functions. If the stop is triggered by the function that reads inputs from the environ-
ment, then the application has to continue execution until all input sets have been
processed. This includes the input set, where the stop ﬂag has been set. The second
way to stop an application is to set the stop ﬂag by the function that writes output
values to the environment. In that case, the execution can be stopped immediately.
The idea to stop an application from the input or output function originates from the
manifoldness of applications. For instance, pure streaming applications will feed a
system with a number of input sets. This number is not necessarily known in advance.
Hence, it is necessary to dynamically stop the application as soon as all input sets
have been given to the application. Examples for this kind of applications are Signal
Delay (see Section 7.1.4) and Discrete Fourier Transform (DFT) (see Section 7.1.5),
which can be found in the benchmark chapter.
The computation of outputs for a given set of input values does not always have to
be instantaneous. In particular, some applications trigger calculations which need
an unknown number of macro steps to compute the output for a given input set. In
that case, the output function will get a signal when the computation of the result
has been ﬁnished. It is reasonable to quit this kind of application from the output
function which receives the signal of a ﬁnished computation. Examples for this kind
of applications are Height Field Renderer (see Section 7.1.11) and Ray Tracer (see
Section 7.1.13).
The idea of quitting an application as described above is the way how we implemented
the triggering of a stop. Other options are discussed in the following.
• by executing a speciﬁc guarded action: This option is currently not supported by
our language. More important is that it would require to add concrete semantics on
how to execute such an action in a synchronous program. One could consider to add
a strong exit and a weak exit. The former would require to not execute any other
actions, and therefore to not produce any outputs. The latter would allow to ﬁnish
the execution of the current macro step, i. e., to produce an output set for that macro
step. Due to the need for additional semantics in the source language, we neglect
this option.
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• on reaching a speciﬁc label in the program: This is very similar to the previous
option. Exiting on reaching a speciﬁc label would end up with the same issues from
the previous point: the semantics has to be speciﬁed to either execute all remaining
actions in the current macro step or not.
The last two solutions would increase the amount of communication: a correct execution
will require to execute an action only if an exit action or label has not been reached.
Concerning parallel execution, this would not only increase communication overhead but
also limit the parallelism: An action can only be executed, if it is known whether to continue
the execution of the program or not. To this end, our solution relaxes this condition, i. e., we
neglect additional communication at the costs of potentially doing computations for macro
steps that must not be executed.
6.3.1 Task-Based Execution
In task-based execution, particularly OpenMP and SmpSS, quitting of applications is
straightforward. Parallelism is only used within macro steps, i. e., the program is synchro-
nized between macro steps. As explained in Section 3, the synthesized program executes a
loop which starts with reading variables from the environment, which is a sequential task.
Afterwards, the guarded actions are executed using potentially available parallelism. At
the end, potential parallel threads converge to a single thread, i. e., the program returns
to sequential execution. The computed outputs can then be written to the environment.
Before a new iteration is started, the synthesized program is able to check, whether a new
macro step has to be executed.
6.3.2 Message Passing
Currently, there is no similar work about the topic on quitting multi-threaded applications
but the state-of-the-art documentation of some APIs and programming guides. They
only give a rough guide for our concern. A multi-threaded program consists of several
concurrently running threads. Quitting a multi-threaded application requires to join all
threads, running cleanup procedures and ﬁnally to exit the application.
Running an exit command inside a thread which is concurrently running with other
threads, is considered to be an unclean termination. This will end up with a concurrent
execution of the cleanup procedure and other threads that still do computations. The
cleanup will usually release memory that might be currently in use by other threads.
Hence, this will likely result in an exception. Moreover, an exception during the cleanup
phase may lead to loss of data, e. g., buﬀered data may not be ﬂushed properly to a ﬁle.
Communication through FIFO queues allows our threads to run decoupled, which par-
ticularly means that they can process data from diﬀerent macro steps. Communication to
and from the environment is done by one of the threads. Hence, a stop signal must be
somehow communicated to all other threads. In an SMP architecture, this can be done
using a global variable. Whenever a new iteration of a node is to be executed, the global
stop ﬂag is checked. The idea is basically to stop the execution of a thread in case that
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the ﬂag is set. However, this is not suﬃcient to avoid deadlocks. Consider the following
scenario: A node starts an iteration while the stop ﬂag is not set. Next, it executes a pop()
to read a required input and is blocked due to non-available tokens. Meanwhile, another
thread sets the stop ﬂag, which was actually done by a function that communicated with
the environment. Now consider a third thread, particularly the thread that produces the
token that the ﬁrst thread is waiting for. Assume that it currently has ﬁnished executing
an iteration and is going to check the stop ﬂag which is now set. Hence, the third thread
will quit, while the ﬁrst one is blocked and waiting for input values.
This issue can be solved by letting all threads execute the same number of iterations.
In our created DPNs, this is a suﬃcient condition to ensure that all nodes can complete an
iteration without being blocked. To achieve a state where all nodes executed the same num-
ber of iterations, the mechanism to stop an application is printed in Figure 6.3. In addition
to the global stop ﬂag stop (line 1), we add a global macro step counter numItToQuit
(line 2). When stop is set, numItToQuit determines the number of iterations per node
that have to be executed to enable a safe stop. Each node that recognizes the set stop
ﬂag, will register to the quit mechanism. Registered threads are tracked using additional
variables which also require a mutex and a condition for synchronization (lines 3-5,9). The
execution of a thread is left unchanged (lines 11f). As described above, a thread that
receives a stop signal from the environment sets the global stop ﬂag, which is done by
existing code (line 12). During the execution, a node must track the number of iterations
that have been executed (lines 8,13). After the execution of a single iteration, each node
checks whether the global stop ﬂag is set (line 14). If the ﬂag is set, the actual stopping
mechanism begins.
The big idea is to register each thread, when it recognizes the set stop ﬂag for the ﬁrst
time (lines 16ﬀ). During the registration, the variable numItToQuit is iteratively adapted
(lines 17-20) and ﬁnally set to the largest number of iterations done by a node in the system.
Each thread individually decides whether to continue execution or to wait for a collective
stop (line 27-32). An additional count for numItToQuit (lines 17f) enforces a thread
to execute an additional iteration. This is required to release potential blocked threads,
which may happen as described by the exemplary scenario above. When all threads are
registered, the execution is collectively stopped (lines 30f).
6.3.3 Out-of-Order Execution
To ensure a safe cleanup in the OOO execution, we add an additional member to the CBS
which contains the value of the stop ﬂag for the corresponding macro step. The head of the
CBS is always removed in order. Hence, after removing the head for a macro step, where
the stop ﬂag is set, the execution can be stopped. This is particularly done by removing
all pending tasks from the task queue and adding dedicated stop-tasks. These stop-tasks
represent special token. When a worker receives a stop-task, it stops the execution. The
main thread of the OOO execution is responsible for initialization and the cleanup. After
the execution of the worker threads has been started, it will wait until all worker threads
stop their execution. Afterwards, cleanup work can be done.
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1: bool stopF lag
2: unsigned int numItToQuit
3: pthread_mutex_t quitMutex
4: pthread_cond_t quitAllRegistered
5: unsigned int threadsRegistered
6: thread Node () {
7: bool run = true
8: unsigned int it = 0
9: bool registeredToQuit = false
10: while (run) {
11: // execute behavior of node
12:
...
13: it = it+ 1
14: if (stopF lag) {
15: pthread_mutex_lock(quitMutex)
16: if (¬registeredToQuit) {
17: if (numItToQuit < it+ 1) {
18: numItToQuit = it+ 1
19: pthread_cond_broadcast(quitAllRegistered)
20: }
21: threadsRegistered = threadsRegistered+ 1
22: if (threadsRegistered == NUMNODES) {
23: pthread_cond_broadcast(quitAllRegistered)
24: }
25: registeredToQuit = true
26: }
27: while (it ≥ numItToQuit ∧ threadsRegistered < NUMNODES) {
28: pthread_cond_wait(quitAllRegistered, quitMutex)
29: }
30: if (it ≥ numItToQuit ∧ threadsRegistered == NUMNODES) {
31: run = false
32: }
33: pthread_mutex_unlock(quitMutex)
34: }
35: }
36: }
Figure 6.3: Stop mechanism in threads of DPN applications.
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6.4 Weak Memory Models
Modern processors use weak memory models [129] to improve their performance, which
give diﬀerent cores diﬀerent views on the memory accesses of other cores. Handling weak
memory correctly is very subtle, and an extensive presentation of this topic is beyond the
scope of this thesis. In the following, we focus on the particular problems in our context
and their solutions (the interested reader is referred to [129, 166] for an overview on the
topic).
First, consider a simple example. Assume that a particular core ﬁrst updates a variable
A and then it updates a variable B. In a sequential memory model, each core will see these
updates in exactly the given order. In a weak memory model, in contrast, a core might see
the change of B before A is updated in its cache.
Communication between threads requires sometimes to ensure that some memory ac-
cesses are performed in a speciﬁc order. This can be achieved using memory barriers (also
called fences). In general, there are three types of barriers: the store fence ensures that all
changes are committed, before further changes are written. The load fence ensures that
the cache is updated before any further memory reads are done. Finally, the memory fence
combines the store and load fences.
In the following, we discuss the speciﬁc topic of weak memory models with respect to
the presented approaches. In general, we assume that each thread sees its own changes
immediately, such that memory fences are only necessary to ensure correct communication
between threads.
6.4.1 Task-Based Execution
The task-based execution considers two APIs: OpenMP and SmpSS. The memory model
for OpenMP is deﬁned in its reference manual [136] since version 2.5 [88]. Application
of the OpenMP memory model with respect to data-ﬂow analysis can be found in [89].
According to these papers, OpenMP provides implicit synchronization in barriers. In this
thesis, we exclusively use (nested) parallel regions, which have an implicit barrier at the
end of each region. Thus, each parallel region contains a memory fence (ﬂush) operation
that ensures that all written values are visible to all threads. In between a parallel region,
there is no communication between single sections. Hence, there is no need to add further
explicit memory fences.
6.4.2 Message Passing
In our message passing approach, communication is exclusively done using FIFO buﬀers.
Variables in each thread are locally deﬁned and invisible to other threads. To this end,
the actual implementation of the FIFO queue is responsible to take care of weak memory
models.
Our customized implementation of the FIFO queue in Figure 6.2 already contains the
required fence operations to ensure correctness. A push function starts to check whether
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the buﬀer is full (line 15). Access to readPos without a preceding load fence may result in
an out-dated value which is considered as a non-optimal but still correct behavior. Non-
optimal means that a thread assumes a full buﬀer which is actually not full. In contrast,
adding a load fence at that position will enforce an update of the processors cache, which
deﬁnitely results in lower performance. Neglecting the load fence leads in the worst case to
stalling of the thread, which will trigger a load fence after the ﬁrst iteration (line 17). After
the value has been written to the buﬀer (line 19), we have to ensure that this write is visible
to other threads (line 20) before the write position is updated (line 21). This is necessary
because the update of the write position signalizes that a new value is available. After
the write position has been updated, a store fence could be added to accelerate updates.
Similar to the beginning of the function, neglecting the fence at that position may lead to
non-optimal behavior but saves deﬁnitely a cache synchronization of the actual thread.
The pop works analogous to its antagonist: The function starts to check whether the
buﬀer is empty (line 25). Similar to push, the write position of the antagonist is not updated
and may lead to a non-optimal but still correct behavior. In the worst case, the function
assumes an empty buﬀer although it may contain values. This will trigger a yield with a
succeeding load fence to update the write position. Although the thread might have an
up-to-date value of the write position, the buﬀer may still contain outdated values. Hence,
a load fence is necessary to update the values in the buﬀer (line 29). Afterwards, a value
can be read from the buﬀer. This has to be done before the read position is updated, which
signalizes that the token already has been taken from the queue (line 31). A store fence
could be added after the read position has been updated, to guarantee that the new value
is visible to other threads. This would enforce a cache synchronization and would deﬁnitely
lead to lower performance. Neglecting the store fence might result in non-optimal but still
correct behavior.
6.4.3 Out-of-Order Execution
In our implementation, most variables in the CBS require atomic read-and-modify access,
e. g., fetching and decrementing a counter. Since most processors have at least an internal
RISC behavior, their instruction set does not provide atomic read-and-modify operations.
We rely on functions or structures from other libraries that provide the required function-
ality. The template class tbb::atomic from the Intel TBB library allows the instantiation
of atomic variables. Amongst others, this class provides also the fetch-and-decrement ac-
tion used in our implementation of worker threads (see line 8 of Figure 5.6 and line 14
of Figure 5.8). The corresponding functions are responsible for considering weak memory
models, such that we do not have to add further operations for accessing these variables.
Access to variables of the system is done using native operations, i. e., without any
special functions to ensure memory consistency. Within the execution of a single task, this
is ﬁne, since it is executed by one thread which is assumed to have sequential memory
consistency. Hence, consistency must be only considered after a task has been ﬁnished
and other tasks may be scheduled, which might be executed by other worker threads. In
particular, a worker has to ensure that all changes of a task are committed before any
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succeeding task may read previously written variables. Therefore, a store fence is executed
after the task execution. Conversely, a worker that removes a task description from the
task queue must ensure that the system variables are updated before the task is executed.
Therefore, a load fence is inserted before the task execution. The members iteration of
the CBS and the variables head and tail require also explicit synchronization. Analogous
changes to these variables have to be committed before any task is scheduled, and a store
fence is put at corresponding places (see line 30 of Figure 5.6). An update of these variables
can be done after an element is removed from the task queue. Since there is already a load
fence, no changes are necessary.
One further detail is left: a worker might remove a head while another worker executes
a task. Since the latter worker might trigger a removal of the head with outdated values
in head and tail , it has to execute a load fence at the beginning of the head removal.
In our speculation, the communication especially relies on the pure memory commu-
nication without synchronization mechanisms. Hence, it is necessary to ensure memory
consistency at certain points. For the speculation using the Time Insensitive Check (see
Section 5.2.3), we extend the sequence for speculation as follows:
1. Load Fence (line 24 in Figure 5.8, optional): We recommend to use a load fence
before input values are copied. This may reduce bad speculations due to outdated
input values.
2. Create a copy of valid input values and speculate about missing input values : While
the input values are copied to a local buﬀer, new updates may be done by other
threads. Periodic updates during the copying process may result in more up-to-date
inputs, but also in lower performance due to time-consuming cache updates of the
processor, which depends on the ﬁnal target architecture. We left memory fences at
this point for performance reasons.
3. Execute task : During the speculation, the algorithm works on a local copy of the
system which is not visible to other threads. Hence, the values will not change
during the speculative execution. As a result, no memory consistency instructions
are necessary during that time.
4. Store Fence (line 34 in Figure 5.8): Before the result of the speculation is put
into the speculation buﬀer, a store fence might be necessary depending on the actual
implementation. In our case, we store pointers into the speculation buﬀer which
makes a store fence mandatory to ensure an update of the actual data.
5. Store speculation result
The existing OOO execution requires the following modiﬁcations:
• Cleaning a CBS entry : We must ensure that no data is reset after the timestamp
has been updated. Hence, a store fence must be placed right before the timestamp
is updated and after all other data of the CBS entry was updated (see line 23 of
Figure 5.6).
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• Check of speculation results : When a speculation result is available, a token is taken
from the corresponding buﬀer and checked. As already mentioned, our speciﬁc im-
plementation does not put the complete structure containing the speculation result
into the queue, but only a pointer. Hence, to ensure that the data at that address is
up-to-date, we must call a load fence after the token has been taken (see line 41 of
Figure 5.8).
6.5 Partitioning
Multi-core systems use TLP, which is often considered as coarse-grained parallelism, while
ILP is considered as ﬁne-grained parallelism. Starting from a set of actions with ﬁne-
grained parallelism requires to apply a partitioning to get the coarser grain of parallelism.
Graph partitioning is an own area of research which has not been tackled in this thesis.
Diﬀerent tools have been developed for partitioning graphs, e. g., Metis [99], Scotch [53],
JOSTLE [178]. To apply these partitioning tools successfully, one has to determine weights
for computation and communication eﬀort. This requires precise knowledge about the
target hardware to estimate computation and communication costs. This is in conﬂict
with our big goal, i. e., the model-based approach of development. In particular, we want
to make decisions about the actual target hardware as late as possible. Moreover, some
architectures are highly dynamic in the execution of instruction streams, e. g., the x86-
processors that are used for the benchmarks in Chapter 7. To this end, partitioning to
improve performance without details about the targeted hardware is hard to achieve. We
therefore neglected the connection of a partitioning tool until now.
We use a fast and simple mechanism to create a coarse-grained DPN from an ADG
description. Starting from a structured graph (see Chapter 3), we merge nodes (SGAs)
that build sequences. This preserves execution order and avoids conﬂicts, e. g., deadlocks
due to cycles built of immediate dependencies (compare legal partitioning in Deﬁnition 16).
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Chapter 7
Evaluation
In this chapter, we evaluate the proposed approaches. All approaches have been imple-
mented with the Averest1 tool chain as shown in Section 1.2. This chapter is structured as
follows: Section 7.1 introduces the benchmarked applications. It gives a detailed overview
of the benchmarks which is important to draw conclusions from the runtimes. Section 7.2
gives an overview of the hardware systems that were used for the experiments. Finally, the
results are presented in Section 7.3.
7.1 Benchmarks
In this section, we introduce a set of applications. To achieve representative results, we
selected applications from diﬀerent areas, particularly DSP, mathematical and graphical
applications. Some of these are known to provide trivial parallelism, e. g., ray tracer (see
Section 7.1.13), where all picture elements (pixel) can be computed in parallel. This can
be used to observe the scalability of our synthesized code. Others provide characteristics
to especially test speciﬁc optimizations, but still are usable in real-world applications. For
instance, the signal delay (see Section 7.1.4) is basically a FIFO queue, which is used to
validate the array optimization transport from Section 4.2.
7.1.1 Matrix Multiplication
This benchmark is a well known mathematical computation, which is used in many areas,
mostly graphical and physical computations. Let A and B be two matrices given as follows:
Al,m =

a11 a12 · · · a1n
a21 a22 · · · a2n
...
...
. . .
...
am1 am2 · · · amn
 , Bm,n =

b11 b12 · · · b1m
b21 b22 · · · b2m
...
...
. . .
...
bl1 bl2 · · · blm

The product Cl,n = Al,m ·Bm,n is then deﬁned as ai,j =
∑
k=1...m bi,k · ck,j with i ∈ {1, . . . , l}
and j ∈ {1, . . . , n}. Each element of the target matrix can be independently computed from
1http://www.averest.org
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1: module MatrixMult([N ][N ]real ?matA,
2: [N ][N ]real ?matB ,
3: [N ][N ]real !matC ) {
4: loop {
5: for (k = 0..N − 1)
6: for (l = 0..N − 1)
7: matC [k][l] = sum (m = 0..N − 1)(matA[k][m] ∗matB [m][l]);
8: pause;
9: }
10: }
Figure 7.1: Quartz implementation of the parallel matrix multiplication benchmark.
other elements. Hence, it serves as an example to analyze the scalability of a parallelization
approaches. The Quartz code for the matrix multiplication is given in Figure 7.1. Note
that the compiler will statically roll out the two for-loops. As a result, the result program
will have N × N guarded actions to compute the target matrix. In our benchmarks, we
set the dimensions of the matrices to the same value, i. e., l = n = m = N .
Beside software creation, synchronous languages are also suited for implementing hard-
ware. To test and validate these implementations, many programmers may choose software
as a testing platform. Parallel software can speed up the testing process, and therefore, it
may reduce development time and costs. For that reason, we consider in the following a
hardware implementation of a matrix multiplication.
A large circuit area would be required to implement a parallel matrix multiplication
in hardware. Hence, a hardware implementation would be diﬀerently implemented to
parallel matrix multiplication shown in Figure 7.1. Because the computations in a matrix
multiplication are limited to adders and multipliers, one would limit the number of these
units. An extreme case would be to use only one adder and one multiplier to compute the
elements of the target matrix. Figure 7.2 shows such an implementation of a sequential
matrix multiplication, where only one adder and one multiplier are used to compute the
elements of the target matrix. As can be seen, the interface has to be modiﬁed because
the semantics of the program changed. While the parallel implementation computed one
matrix per cycle, the sequential implementation requires several cycles. The number of
cycles required to compute one matrix multiplication depends on the dimensions of the
matrix and is N3 in our case. To signal the completion of a multiplication, the program
sends the signal ready to the environment. Moreover, the start of the computation must be
triggered explicitly from the environment by setting signal start. During the computations,
the input matrices must not change. Beside the guarded actions to compute the control-
ﬂow in the sequential matrix multiplication, the actual computations on data are limited
to a single guarded action. As a result, we expect that the sequential implementation will
not beneﬁt from any parallelization. Nevertheless, it represents a typical program that is
going to be synthesized for hardware, e. g., ﬁeld programmable gate arrays (FPGAs). Its
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1: module MatrixMultSequential(event ?start ,
2: [N ][N ]real ?matA,
3: [N ][N ]real ?matB ,
4: event !ready ,
5: [N ][N ]real !matC ) {
6: nat{N + 1} i;
7: nat{N + 1} j;
8: nat{N + 1} k;
9: loop {
10: immediate await(start);
11: i = 0;
12: while(i < N) {
13: j = 0;
14: while(j < N) {
15: next(c[i][j]) = 0;
16: pause;
17: k = 0;
18: while(k < N) {
19: next(c[i][j]) = c[i][j] + a[i][k] ∗ b[k][j];
20: next(k) = k + 1;
21: pause;
22: }
23: next(j) = j + 1;
24: pause;
25: }
26: next(i) = i+ 1;
27: pause;
28: }
29: emit ready ;
30: pause;
31: }
32: }
Figure 7.2: Quartz implementation of the sequential matrix multiplication benchmark. In
contrast to the implementation in Figure 7.1
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1: module LUDecomp(event ?start , [N ][N ]real ?a, b, l, u, event !ready) {
2: loop {
3: immediate await(start);
4: // store input matrix a in matrix b
5: for (i = 0..N − 1)
6: for (j = 0..N − 1)
7: b[i][j] = a[i][j];
8: // compute LU decomposition of b
9: for (k = 0..N − 1) {
10: let piv = b[k][k];
11: u[k][k] = piv ;
12: for (i = k + 1..N − 1) {
13: l[i][k] = b[i][k]/piv ;
14: u[k][i] = b[k][i];
15: }
16: for (i = k + 1..N − 1)
17: for (j = k + 1..N − 1)
18: next(b[i][j]) = b[i][j]− l[i][k] ∗ u[k][j];
19: pause;
20: }
21: for (i = 0..N − 1)
22: l[i][i] = 1.0;
23: emit ready ;
24: pause;
25: }
26: }
Figure 7.3: Quartz implementation of the LU decomposition.
role in the benchmark suite is to analyze and measure the performance and overhead in
these kinds of applications.
7.1.2 LU Decomposition
The LU decomposition or LU factorization of a square matrix A is its factorization into
two triangular matrices, such that A = L · U , where L is a lower triangular matrix and U
is an upper triangular matrix:
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
a11 a12 · · · a1m
a21 a22 · · · a2m
...
...
. . .
...
am1 am2 · · · amm
 =

l11 0 0 · · · 0
l21 l22 0 · · · 0
l31 l32 l33 · · · 0
...
...
...
. . .
...
ln1 ln2 ln3 · · · lnm
 ·

u11 u12 u13 · · · u1n
0 u22 u23 · · · u2n
0 0 u23 · · · u2n
...
...
...
. . .
...
0 0 0 · · · umn

The LU decomposition is used in solving square systems of linear equations, to determine
the determinant of matrices and to invert matrices [147, Chapter 2.3]. The algorithm has
been taken from [56, Chapter 28.3] and its Quartz implementation is depicted in Figure 7.3.
The program starts a computation as soon as the start ﬂag is set by the environment. The
computation itself takes N cycles to compute the result for a matrix with size N × N .
The number of guarded actions that will be ﬁred per macro step varies on the iteration
for the outer loop k. Hence, we will have a varying amount of computational eﬀort for
the partitioned program, which is an interesting property for benchmarking. The ﬂag rdy
signalizes that a computation has been ﬁnished. To this end, the main characteristics of
the LU decomposition with respect to our synthesis approaches are: (1) It is working on
large (scalable) data set, and (2) it has a varying amount of active guarded actions per
macro step.
7.1.3 Square Root
The square root benchmark represents an exemplary hardware implementation to compute
the square root of a given positive integer number. It is based on a digit-by-digit calcu-
lation which computes one bit of the result per iteration. The algorithm copes without
multiplications and divisions, which are quite expensive to implement in hardware. Di-
visions by numbers that are a constant power of two can be implemented by bit shifting
operations with complexity O(1). Similar to the implementation of the sequential ma-
trix multiplication, this benchmark represents a hardware implementation that has to be
tested by synthesizing it to software. The actual implementation uses bit vectors, while
the algorithm in Figure 7.4 uses integer numbers. Bits and bit vectors can be considered as
hardware representation of data, while integer numbers abstract from hardware and pro-
vide a mathematical representation of values. Usage of integers provides more readability
compared to the actual implementation.
7.1.4 Signal Delay
In audio processing, a delay is often used to create hall, echo and chorus eﬀects. It consists
of a ring buﬀer which is permanently ﬁlled with audio samples. The read position varies and
can be chosen between 0 (no eﬀect) and the number of samples in the ring buﬀer (maximum
delay of the signal). The computations done during the signal delay are independent of
the buﬀer size.
This benchmark is especially of interest for the array optimization approach in Sec-
tion 4.2. The data size is scalable, while the computational eﬀort is constant, i. e., the
number of guarded actions is independent of the buﬀer size. Hence, we can use the delay
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1: module SquareRoot(event ?start , event nat ?a, nat !r, event !ready) {
2: nat n; // intermediate result of the root
3: nat ns; // = n2
4: nat n2i; // = 22i: used for iterative approximation of n.
5: nat ni; // = 2i: used for iterative approximation of n.
6: nat remainingA; // aCopy − n2
7: nat rTemp;
8: while(true) {
9: immediate await(start);
10: rTemp = 0;
11: ns = 0;
12: remainingA = a;
13: if(a == 0) {ni = 0; } else {ni = exp(2,N/2); }
14: n2i = exp(2,N− 2);
15: while((ni 6= 0) ∧ (remainingA 6= 0)) {
16: if(n2i+ ns ≤ remainingA) {
17: next(remainingA) = remainingA− n2i− ns;
18: next(rTemp) = rTemp + ni;
19: next(ns) = ns/2 + n2i;
20: } else {
21: next(ns) = ns/2;
22: }
23: next(n2i) = n2i/4;
24: next(ni) = ni/2;
25: pause;
26: }
27: emit (ready);
28: r = rTemp;
29: pause;
30: }
31: }
Figure 7.4: Quartz implementation of the digit-by-digit square root algorithm which com-
putes r =
√
a. For readability, the printed implementation uses positive integer number,
i. e., nat. The actual implementation which was benchmarked, uses bitvectors, i. e., bv{N}.
N is the bitwidth of the input variable a.
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1: module delay(nat ?delay , real ?sample, real !out) {
2: [BufferSize]real samples ;
3: nat writePos ;
4: nat readPos ;
5: writePos = 0;
6: loop {
7: next(samples [writePos ]) = sample;
8: next(writePos) = (writePos + 1) modulo BufferSize;
9: readPos = (writePos − delay) modulo BufferSize;
10: out = samples [readPos ];
11: pause;
12: }
13: }
Figure 7.5: Quartz implementation of the signal delay. BufferSize is the size of the ring
buﬀer and determines the maximum number of samples that a signal can be delayed.
benchmark to spot those approaches, where performance loss occurs due to communication
overhead.
7.1.5 Discrete Fourier Transform (DFT)
The theory of signal processing requires to apply ﬁlters to a signal for various reasons.
Filters can be used to simulate the behavior of physical transport medias, e. g., wires, or
the behavior of a circuit. A ﬁlter function is described by the signal that is output if the
ﬁlter is stimulated with a impulse signal, i. e., the ﬁlter function is the impulse response
of the ﬁlter. A mathematical computation of a signal that is output by the ﬁlter by any
input signal can be done using the convolution integral of the input signal and the ﬁlter
function. Application of further ﬁlters requires to calculate the convolution integral for
each ﬁlter function and the corresponding intermediately output signal. Obviously, this
can be an expensive task depending on the input signal and the ﬁlter functions.
A transformation from time domain to frequency domain allows an easier handling with
respect to the mathematical operations: instead of integration, it is suﬃcient to multiply
the ﬁlter functions. This is derived from the superposition theorem, i. e., if a system is
stimulated by signals A and B and the system response is A′ and B′, respectively, then the
system response of the input signal A + B is A′ + B′. Hence, the system response for an
arbitrary signal s(n) can be computed as follows: First, s is rewritten to a sum of functions
S(k). Next, the response for each part of the sum (i. e., S(k)) is computed, and ﬁnally, the
sum of these results builds the response of the system for stimulating it with signal s(n).
The Fourier transformation [147, Chapter 12] generalizes the previous method to the
representation of a function as an integral of sine and cosine waves over diﬀerent frequencies.
Digital processing considers only discrete functions, which leads to the discrete Fourier
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transformation [164, Chapter 8]. Based on the same principle, it represents an arbitrary
discrete function as a sum of sine and cosine waves:
S(k) =
N−1∑
n=0
s(n) · e−i2pi kN n
This does not only rewrite a function s to a sum of sines and cosines, but it represents
also the frequency spectrum of the function. For that reason, the DFT is described as a
transformation from time to frequency domain. The back transformation from frequency
domain to time domain is called inverse discrete Fourier transformation (IDFT). It is
accomplished by using the following formula:
s(n) =
1
N
N−1∑
k=0
S(k) · ei2pi kN n
The actual benchmark ﬁrst applies the DFT to a signal and afterwards the IDFT to
reconstruct the signal.
7.1.6 Pitch Shift
The pitch shifter is a DSP application that is mainly known in the area of audio processing.
Its function is to transform an audio signal in a way that the pitch of the sound is changed
without modifying the playback speed. Although there is no exact mathematical solution
for such a ﬁlter, approaches presented in [73, 142] follow the same idea: They transfer the
function of the input signal from time to frequency domain and re-synthesize a pitch-shifted
signal from the frequency function.
The length of an audio signal is usually unknown in advance or quite large, which results
in high computational eﬀort to accomplish the pitch shift using a DFT-IDFT. Therefore,
most approaches [73,142] use the overlap-add method [164, Chapter 18] to apply a ﬁlter to
an input signal. This method splits the input signal into pieces of equal size, the so-called
windows. The actual transformation is then applied to each window. Assume that each
window contains N samples and the samples of a window are given as s(n). To shift the
pitch of the signal by factor β, we start with determination of the coeﬃcients of the DFT
as follows:
S(k) =
N−1∑
n=0
s(n) · e−i2pi kN n
Instead of applying a ﬁlter function to these coeﬃcients, we synthesize the new signal
by changing the frequency of the carrier waves by factor β:
s′(n) =
1
N
N−1∑
k=0
S(k) · eβ·i2pi kN n (7.1)
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n
s(n)
window size
n
s′(n)
Figure 7.6: Operation principle of our Pitchshift benchmark. Top: An audio input s(n) is
chopped into equal-sized windows (red colored rectangles). Bottom: The resulting signal
s′(n) for β = 0.7, which is the pitch shift parameter. s′(n) is obtained by scaling the
playback speed for each window by β. This shows also the resulting artifacts at the edge
of the windows.
Substitution of k = k
′
β
results in
s′(n) =
1
N
β·(N−1)∑
k′=0
S(
k′
β
) · ei2pi k
′
N
n
Next step is to determine S(k
′
β
):
S(
k′
β
) =
N−1∑
n=0
s(n) · e−i2pi k
′
β·N n
Substitution of n = β · n′ results in
S(
k′
β
) =
N−1
β∑
n′=0
s(β · n′) · e−i2pi k
′
N
n′ (7.2)
Setting equation 7.2 into equation 7.1 results in the back transformed function s(bβ · ne),
with bxe denoting the round to nearest integer function. The synthesized pitch shifted
signal can be determined by
s′(n) ≈ s(bβ · ne) (7.3)
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s(n) is deﬁned for n ∈ N, β ·n has to be rounded if β ∈ R, i. e., if β is chosen to be non-
integer. This causes inaccuracies making the determination of s′(n) only an approximation.
Moreover, if β is chosen to be larger than 1, the faster playback of a signal may violate the
Nyquist theorem. This means that frequencies in the original input signal, i. e., s(n), that
are equal or greater than sample rate
2β
will cause aliasing. This can be handled by prepending
a low pass ﬁlter to the pitch shifter. An implementation of a low pass ﬁlter is part of our
modular audio synthesizer (see Section 7.1.7), but has not been added to this benchmark,
because we assume a high sample rate of the input signal compared to its frequencies.
Our implementation achieves the pitch shift of an audio signal by changing the playback
speed of the windows. Due to the windowing of the actual input signal, the overall playback
speed is maintained. Moreover, this pitch shifter works without DFT and IDFT but only
FIFO buﬀers to cache the samples for windows. This makes it a cheap ﬁlter with respect
to its computational eﬀort. The downside of this simpliﬁcation are artifacts that appear at
the edge of windows (see bottom of Figure 7.6). We smoothened this issue by overlapping
the windows and cross-fading the output signals of the windows in the overlapping range.
To this end, our implementation of a pitch shifter has to be considered as a solution for
understanding its operating principle.
7.1.7 Modular Audio Synthesizer
The modular audio synthesizer has been constructed as an application of diﬀerent modules
that have been build for audio processing. The collection includes the following modules:
• Various basic arithmetic operations, i. e., adders, volume fader and key note to fre-
quency converter which is based on an exponential function.
• Wave generators of various kinds: sinus, saw tooth, triangle, square and white noise
(random). They create a wave with a frequency that is given as input and output
the generated samples.
• Envelopes: attack-release (AR) and attack-decay-sustain-release (ADSR) envelopes
are used to modify the volume when playing notes. They are triggered by key-press
events and output a slowly increasing and decreasing volume value, i. e., the envelopes
are used to give synthesized sound a soft appearance.
• Fourier transformation and recursive or inﬁnite impulse response (IIR) ﬁlters [147,
Chapter 13.5]: generic DFT-IDFT is used to apply ﬁlter transformations in frequency
domain as explained in Section 7.1.5. A generic implementation of a 2-pole recursive
ﬁlter is also provided including four derivations: a band-stop, band-pass, low-pass
and high-pass ﬁlter with variable resonance [164, Chapter 19].
The modularized implementation allows nearly an inﬁnite amount of possibilities to create
artiﬁcial instruments. The idea of building a modular electronic audio synthesizer originally
came from Moog in the early 1960th [2]. Software implementations of this concept have
been published in commercial and open-source variants [1, 4].
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Figure 7.7: Structure of the benchmarked audio synthesizer. It consists of an instrument
that can be instantiated several times to play polyphonic sounds, e. g., chords. Each
instantiation of an instrument is build of a voltage controlled oscillator (VCO) and a
voltage controlled ﬁlter (VCF). The hall eﬀect is used to simulate echoes that appear in
larger rooms or in big halls. To this end, this benchmark represent a practice oriented
application.
The structure of the instrument that was benchmarked is given in Figure 7.7. It repre-
sents a voltage controlled oscillator (VCO) with a voltage controlled ﬁlter (VCF) to create
the actual characteristic of the instrument. Three wave generators in a single VCO with
slightly diﬀerent frequencies give the base sound more natural irregularities and less syn-
thetic character. The VCF is mainly used for its resonance which can be used for instance
to form the sound at the beginning, i. e., to improve the characteristics when a key is
touched. To create polyphonic sounds, i. e., diﬀerent notes can be played at the same time,
the instrument is instantiated several times. The number of instantiations has been used
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to scale the benchmark. At the end of the instruments ﬂow an audio delay gives some
atmospheric hall.
The important characteristic of this benchmark for our synthesis tools are: Parallel
and independent instantiations of the instrument provide small portions of parallelism,
i. e., each instantiation of an instrument consists of a few mathematical operations that are
independent of instantiations. The audio delay at the end is the practical application of
the delay that was benchmarked in Section 7.1.4.
7.1.8 3D Geometry Transformation
The geometry transformation has been implemented as a streaming application. This
benchmark creates a transformation matrix to rotate and translate a sequence of three-
dimensional vectors and applies it to a sequence of three-dimensional vectors. The angles
and the translation vector are read from the environment. A ﬂag is used to explicitly sig-
nalize that a new transformation matrix has to be computed by the program. In each cycle,
the program reads a three-dimensional vector from the environment, applies the transfor-
mation matrix to that vector and outputs the transformed vector to the environment in
the same macro step.
Geometric transformations can be found in many three-dimensional applications, e. g., in
ray tracing as described in [163, Section 1.7]. Generally, this is used to transform coordi-
nates between diﬀerent coordinate systems, e. g., from object coordinate system to world
coordinate system to move an object in a modeled three-dimensional environment. Vec-
tors in world coordinates have to be transformed to camera coordinates before it can be
displayed using rasterization algorithms.
7.1.9 Image Scaler
The image scaler benchmark is a basic example for image processing. It resizes an image
using bilinear interpolation. The intention of this benchmark was to provide a program
that contains a lot of parallelism that should be easy to detect for a compiler. Hence, the
scaling of the complete image is handled in a single step. In each macro step, the program
reads a complete image from the environment, computes the resized image and outputs
it to the environment in the same macro step. As a result, a lot of data transports are
necessary in each macro step.
The resizing of images by factor s can be done using diﬀerent interpolation techniques.
The easiest one with respect to computation eﬀort is nearest neighbor interpolation. For
each pixel in the target image, the coordinates (x, y) of the target image are mapped to
coordinates (x′, y′) = (bs · xe, bs · ye) in the source image, where bae denotes the rounded
value of a, i. e., the nearest integer. The color of the corresponding input pixel is copied
to the output pixel. Especially, when scaling images of patterns to a non-integer multiple
size, this will result in images that appear incorrect and simply look strange.
Bilinear interpolation is another technique that already provides better results at (usu-
ally) aﬀordable higher computational eﬀort. The coordinates (x, y) of the output image are
Benchmarks 151
mapped to coordinates (x′, y′) = (s ·x, s ·y) in the input image. Let C(x, y) be the color at
(x, y) in the source image. Cx = C(bx′c, by′c), Cy = C(dx′d, by′c), Cp = C(bx′c, dy′e), Cq =
C(dx′e, dy′e) then deﬁne the colors next to the computed coordinates. The color of the
output pixel is computed by linear interpolation of these colors. Therefore, the non-integer
part of the coordinates which is deﬁned as (δx, δy) = (x′ − bx′c, y′ − by′c) is used to fade
between the given source colors:
Cout(x, y) = (1− δx) · ((1− δy) · Cx + δy · Cp) + δx · ((1− δy) · Cy + δy · Cq).
7.1.10 Mandelbrot Set
Figure 7.8: The pictures are the result of the Mandelbrot set benchmark. The left picture
shows the Mandelbrot set for {c ∈ C | − 2 ≤ Re(c) ≤ 1 ∧ −1 ≤ Im(c) ≤ 1}, and the right
picture shows the Mandelbrot set for {c ∈ C | − 0.7445 ≤ Re(c) ≤ 0.130 ∧ −0.7427 ≤
Im(c) ≤ 0.142}.
Fractal geometry is about sets that are quite easily deﬁned by recursive functions,
while the actual set usually has complex structures and cannot be described by equations or
geometric shapes [72, Introduction]. The theory of chaos [80] also addresses these functions,
because they produce values and sets that seem to be irregular, while a closer look unveils
that the produced sets often contain some kind of regularities. One of the most famous sets
described by such a function is the Mandelbrot set (see Figure 7.8), named after Benoît
Mandelbrot. The Mandelbrot set belongs to the more generic Julia sets. They generally
describe sets in the complex plane, i. e., sets of complex numbers. A formal deﬁnition can
be found in [72, Chapter 14]: J0(f) = {c ∈ C | family {fk}k≥0 is not normal in c}. The
basic meaning of this deﬁnition is to deﬁne a set by deciding for each complex number c,
whether the recursive function f applied to c has a speciﬁc behavior. In most cases, the
speciﬁc behavior is deﬁned by boundedness, i. e., fk(c) must be bounded for all k.
Due to the deﬁnition of Julia sets on C, these sets can be visualized in a two-dimensional
plane, i. e., images can be produced from these sets. Considering Mandelbrot, Gleick writes:
152 Evaluation
. . . A cataloguing of the diﬀerent images within it or a numerical description of the set's
outline would require an inﬁnity of information. But here is a paradox: to send a full
description of the set over a transmission line requires just a few dozen characters of code.
. . .  [80, Images of Chaos]. The main characteric of the Mandelbrot set is that many ﬁgures
can be found that are similar but never equal to the one depicted on the left-hand side in
Figure 7.8. This eﬀect is often compared to things that appear in nature: Many things,
e. g., trees, leaves or clouds, are very similar but never the same.
Formally, the Mandelbrot set M describes the set of all complex numbers c ∈ C for
which the function
zn(c) =
{
0 n = 0
zn−1(c)2 + c else
remains bounded. Formally: M = {c ∈ C | ∃s ∈ R.∀n ∈ N.zn(c) ≤ s}. It is known that s
can be set to 2, i. e., if there is a zn(c) with zn(c) > 2 for a c ∈ C, the sequence zn(c) will not
converge. Hence, to compute a picture as depicted in Figure 7.8, the program maps each
pixel to a complex number c and iterates through the given sequence until zn(c) > 2. To
make such a picture computable, the number of iterations is limited, i. e., when n reaches
a predeﬁned maximum the corresponding sequence zn(c) is assumed to converge. Finally,
the number of iterations done for a c, i. e., the smallest n with zn(c) > 2 or the maximum
value, is mapped to a color.
7.1.11 Height Field Renderer
dist
height
Camera
Figure 7.9: Left : The rendering algorithm slices for each column the landscape. Right :
Each slice is scanned from front to back in discrete steps. The landscape height is mapped
to its y coordinate in the image.
Diﬀerent methods have been developed to visualize scalar functions that map two-di-
mensional vectors, i. e., functions deﬁned as f : R2 → R. Common visualization techniques
create a set of three-dimensional vectors by building a discrete set of two-dimensional points
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Figure 7.10: Picture rendered with the height ﬁeld renderer benchmark.
and adding the height information from a given function f : R2 → R. Polygons, particu-
larly quad faces, connect the set of vectors to a surface that represents an approximation of
the given height ﬁeld function. The polygons can then be rendered using graphic libraries,
e. g., OpenGL, to create an image of the function.
A sub-ﬁeld in this aera is the rendering of height ﬁelds, i. e., topographical functions of
landscapes [180]. Rendering of height ﬁelds is used to visualize terrain in various applica-
tions, e. g., geographic information systems, video games, etc. Beside previously described
rasterization method, these kind of applications focus on interactive ﬂy-through, e. g., for
ﬂight simulations.
The rendering mechanism that is used here is a simpliﬁed version of [180]. A height
ﬁeld is given as a function that maps (x, y) coordinates to an elevation level which deﬁnes
the height of the terrain at the given position. Figure 7.11 shows the pseudo code which
describes the principle of the rendering mechanism. It has been abstracted from the actual
implementation for better readability. Moreover, it makes some limitations to the camera
parameters (given in line 2). In particular, it allows only yaw rotation, i. e., rotation about
the camera's up vector as depicted on the left-hand side of Figure 7.9. The renderer is
triggered by the signal start (line 5).
The rendering of an image is split into computations per column. The computations for
all columns are independent of each other. Hence, the actual computations for all columns
in the picture can be done in parallel (line 6). Each column in the target image is computed
154 Evaluation
1: typedef tColor = {real r, real g, real b}
2: typedef tVector2D = {real x, y}
3: typedef tVector3D = {real x, y, height}
4: module HeightFieldRenderer(event ?start , (tVector2D→ real ∗ tColor) ?field ,
5: tVector3D cameraPos, real cameraDir ,
6: tColor[][] !image, event !ready) {
7: while(true) {
8: immediate await(start);
9: for (x = 0..ResolutionX ) {
10: real dist ;
11: tVector2D dir ;
12: nat y = 0; // image coordinates: (x,y), where (*,0)=bottom
13: let dirx0 = x/(ResolutionX /2)− 1.0;
14: let diry0 = 1.0;
15: dir .x = cos(cameraDir) · dirx0 − sin(cameraDir) · diry0 ;
16: dir .y = sin(cameraDir) · dirx0 + cos(cameraDir) · diry0 ;
17: dist = 1; // draw from front to back
18: while(y < ResolutionY ∧ dist ≤ maxDist) {
19: tVector3D pos;
20: // determine position of the currently scanned point
21: pos.x = cameraPos.x+ dir .x · dist ;
22: pos.y = cameraPos.y + dir .y · dist ;
23: // map height of ﬁeld at (pos.x, pos.y) to screen height
24: pos.height = ResolutionY /2
25: +(field(p.x, p.y).height − cameraPos.height)/dist ;
26: // draw pixels if current point is visible
27: while(y < pos.height ∧ y < ResolutionY ) {
28: image[x][y] = field(p.x, p.y).color ;
29: next(y) = y + 1.0;
30: pause;
31: }
32: next(dist) = dist + 1.0;
33: pause;
34: }}
35: emit ready ;
36: pause;
37: }}
Figure 7.11: Pseudo code for height ﬁeld renderer in Quartz syntax. The code is abstracted
for readability. The semantics is given in the synchronous model of computation. In
addition, the function field can be applied several times within a macro step with diﬀerent
parameters without any conﬂicts or side eﬀects.
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by sending a ray that scans the height ﬁeld. The direction is computed from the camera
direction and the parameter x of the column. The ray vector and the height axis deﬁne
a plane, particularly the slice which is given in three-dimensional and two-dimensional on
the left-hand side and right-hand side, respectively, of Figure 7.9).
In a simple ray tracing algorithm, one would send a ray for each pixel in a column and
check if it hits the height ﬁeld. When the height ﬁeld is hit, the color member of the height
ﬁeld function (see line 1 of Figure 7.11) at that position determines the color of the pixel
that was traced. We use a simpliﬁed version which considers the steadiness of the height
ﬁeld and the limitations to the camera rotation. Consider the right-hand side of Figure 7.9
which depicts the sliced terrain in ray direction and height axis. Our algorithm computes
a position (line 20f in Figure 7.11) using the camera position (line 2), the ray direction
(line 11-14) and the distance to the camera (line 16 and 30), which determines the input
parameter for the height ﬁeld function (line 24). The result deﬁnes the elevation of the
landscape at the given position. This means that we sample the height of the terrain along
the ray from front to back. Each elevation level is mapped to a Y coordinate in image
coordinate system (line 23f).
If the computed Y coordinate is above the last drawn terrain pixel, we draw a line from
the last drawn pixel to the newly computed coordinate (line 26-29). This is explained as
follows: The terrain is assumed to be solid, i. e., it has no caves. Hence, a line basically
has to be drawn from the computed coordinate to the bottom of the image unless some
part is hidden. This may happen because a column in the image is rendered from front
to back, i. e., some part of the terrain that is closer to the camera may have already been
drawn. Due to the steadiness of the terrain, a pixel is hidden if the adjacent pixel above
is also hidden. Hence, it is suﬃcient to store the last drawn pixel in y (line 9 and 28),
i. e., the pixel that is closest to the top of the image. Everything below y will hide any
succeeding terrain. As a result, we only have to draw a line from the last drawn pixel at
y to the newly computed coordinate pos.height. To limit the computational eﬀort for this
rendering technique, the distance for each trace is limited to maxDist (line 17). To avoid
a choppy look at the horizon of a rendered image, the actual color of a drawn line is faded
to gray with increasing distance, thereby simulating fog (not printed in the abstracted
implementation).
A rendered image of this benchmark is shown in Figure 7.10. A similar rendering
technique has been used in some computer games in the early nineties, e. g., Comanche 1
and 2 from NOVA Logic.
7.1.12 Facility Renderer
Architectural interior rendering is used to walk through buildings, rooms, etc. It allows
architects of buildings to get an impression of designed buildings and rooms before they
have been built. Most of todays implementations will use commonly available 3d graphics
accelerators to render images of a given scene. The implementation of our renderer includes
the complete rendering process, and therefore, it does not require any external accelerator
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Figure 7.12: Picture rendered with the facility renderer benchmark.
hardware. A rendered image of this benchmark is shown in Figure 7.12. The same rendering
technique has been used in some video games, e. g., Doom 1 and 2 from ID software [3].
The principle of the renderer is to do ray casting in a two-dimensional scene description
and to map it to three-dimensional space. Similar to the height ﬁeld renderer, this requires
to makes some limitations to the camera rotation to simplify the rendering process. In
particular, it allows only yaw rotation, i. e., rotation about the camera's up vector. More-
over, the renderer makes some limitations to the scene: (1) It allows only vertical walls
and horizontal ﬂoors and ceilings, and (2) it prohibits multi-level structures, i. e., there is
at most one ﬂoor and one ceiling at a time in top-view of the scene. The scene is given as a
two-dimensional ﬂoor plan which is described by the data structures given in Figure 7.13.
The ﬂoor plan (line 8) is deﬁned by a set of lines (line 7) and sectors (line 4). Lines rep-
resent walls and enclose sectors which provide information about the height of the ﬂoor
and the ceiling of a room. Walls may be transparent and connect adjacent sectors with
diﬀerent heights. An upper wall connects the ceilings and a lower wall connects the ﬂoors
of the adjacent sectors. Without the lower and upper wall an image of a scene may look
strange or unreal due to the unconnected ﬂoors or ceilings, respectively. Figure 7.15 shows
the abstracted algorithm to compute an image of a given scene. Additional functions re-
quired by this algorithm are printed in Figure 7.14. The actual implementation has about
500 LOC. Therefore, the printed algorithm was shortened to sketch the basic functionality.
For readability, we left the code for texturing which is printed in Figure 7.12, and the
Benchmarks 157
1: typedef tColor = {real r, g, b}
2: typedef tVector2D = {real x, y}
3: typedef tVector3D = {real x, y, z}
4: typedef tSector = {real floorHeight , tColor floorCol ,
5: real ceilingHeight , tColor ceilCol}
6: typedef tSidedef = {tSector sector , tColor upCol , midCol , lowCol}
7: typedef tLine = {tVector2D p1, p2, tSidedef s1, s2}
8: typedef tMap = {tLine lines [], tSector sectors []}
9: typedef tIntersect = {real alpha, tLine line}
Figure 7.13: Structures used in the facility renderer.
1: module Intersections(tVector2D ?p, ?dir , tLine ?lines [],
2: tIntersect !intersection[]) {
3: intersection = {}
4: forall (l ∈ lines) {
5: determine alpha, beta with
6: p+ alpha ∗ dir = l.p1 + beta ∗ (l.p2− l.p1)
7: if(alpha > 0 ∧ beta ≥ 0 ∧ beta ≤ 1) {
8: add (alpha, line) to intersection
9: pause
10: }
11: }
12: }
13: macro z3dto2d(z, dist) = (z/dist + 1) ∗ (ResolutionY /2)
14: macro fill(x, y, cond , col, dir) =
15: while(cond ∧ y ≥ 0 ∧ y < ResolutionY ) {
16: image[x][y] = col
17: next(y) = y + dir
18: pause
19: }
Figure 7.14: Pseudo code for additional functions and macros required by the facility
renderer in Figure 7.15. The code is abstracted for readability. The semantics is given in
the synchronous model of computation.
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1: module FacilityRenderer(event ?start , tMap ?map,
2: tVector3D cameraPos , real cameraDir ,
3: tColor[][] !image, event !ready) {
4: while(true) {
5: immediate await(start);
6: for (x = 0..ResolutionX ) {
7: tVector2D dir ;
8: nat ycl = ResolutionY // top of image
9: nat yfl = 0 // bottom of image
10: let dirx0 = x/(ResolutionX /2)− 1.0;
11: let diry0 = 1.0;
12: dir .x = cos(cameraDir) · dirx0 − sin(cameraDir) · diry0 ;
13: dir .y = sin(cameraDir) · dirx0 + cos(cameraDir) · diry0 ;
14: Intersections((cameraPos .x, cameraPos .y), dir , lines , intersections)
15: sort intersections w.r.t. member alpha
16: forall(i ∈ intersections) {
17: l = i.line
18: dist = i.alpha
19: sf = sideFacingCamera(l.s1, l.s2)
20: sb = sideAvertedCamera(l.s1, l.s2)
21: ycl,front = z3dto2d(sf .sector .ceilingHeight − cameraPos .z, dist)
22: yfl,front = z3dto2d(sf .sector .floorHeight − cameraPos .z, dist)
23: ycl,back = z3dto2d(sb.sector .ceilingHeight − cameraPos .z, dist)
24: yfl,back = z3dto2d(sb.sector .floorHeight − cameraPos .z, dist)
25: fill(x, ycl, ycl ≥ ycl,front ∧ yfl ≤ ycl, sf .sector .ceilCol , −1)
26: fill(x, yfl, yfl ≤ yfl,front ∧ yfl ≤ ycl, sf .sector .floorCol , 1)
27: fill(x, ycl, ycl ≥ ycl,back ∧ yfl ≤ ycl, sf .upCol , −1)
28: fill(x, yfl, yfl ≤ yfl,back ∧ yfl ≤ ycl, sf .lowCol , 1)
29: if(sf .midCol = transparent) {
30: fill(x, yfl, yfl ≤ ycl, sf .midCol , 1)
31: }
32: }}
33: emit ready ;
34: pause;
35: }}
Figure 7.15: Pseudo code for the facility renderer in Quartz syntax. The code is abstracted
for readability. The semantics is given in the synchronous model of computation. The code
for texturing has been removed to improve readability.
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handling of one-sided lines. Instead of textures, we deﬁne colors of ﬂoors, ceilings (lines 4f)
and colors of upper walls, i. e., the range between ceilings of adjacent sectors, lower walls,
i. e., the range between ﬂoors of adjacent sectors, and middle walls, i. e., the range between
the upper and lower wall (line 6).
Module Intersections in Figure 7.14 determines those lines in the given set lines that
are hit by the given ray starting at p and running in direction dir. This is accomplished by
solving the equation in line 6, which also returns parameters alpha and beta. The condition
given by the if-statement in line 7 must hold for a hit of the given ray and the line. A
set containing all hit lines including the corresponding alpha parameter are returned. The
alpha value is required for sorting purposes and conversion of the z coordinates from 3d
to 2d, which is done by macro z3dto2d in line 13. Macro fill is used to draw some part of
a column with a given color col. The ﬁll procedure starts at coordinate (x, y) to set the
pixel at the given coordinate to color col. Depending on parameter dir, y is counted up or
down until condition cond holds.
The actual computation is done by FacilityRender in Figure 7.15. As already mentioned,
the computation of an image is based on a two-dimensional ﬂoor plan. The height parame-
ters of sectors are used to scale the map into the third dimension. Similar to the height ﬁeld
renderer, the limitation to the camera's rotation allows to simplify some computations. It
is suﬃcient to sent a single ray for each column of the target image (line 6,line 10-13).
Each ray is intersected with the lines of the given scene (line 14). The hit lines are sorted
according to their distance to the camera from front to back (line 15). We left the code of
the sorting function for a better readability. Algorithms of sorting functions can be found
in various literature, e. g., in [161, Chapter 2]. The ﬁnal step is to render the walls, which
is done by iterating through the list of hit lines (line 16ﬀ). For each hit line the ﬂoor and
the ceiling of the corresponding sector are drawn ﬁrst (line 25f). Afterwards, the upper
and lower walls are drawn (line 27f). Finally, in case that a middle wall is non-transparent,
it is also drawn with the corresponding color. Only the middle part of a wall can be trans-
parent, which is always an adjacent range in a column. As a consequence, it is suﬃcient
to store the upper (ycl) and lower (yfl) position to mark the remaining visible area of a
column. The loop in line 16 continues to iterate through hit lines with larger distance to
the camera. The conditions given to the fill macro (line 25-28,30) ensure that further walls
are only drawn in the remaining visible area, but not in the area covered by walls that are
closer to the camera.
7.1.13 Ray Tracer
Ray tracing is a technique that targets the creation of photo-realistic pictures from a three-
dimensional scene description. Photo-realistic means that a computer generated picture
should not be distinguishable to a photograph of a real scene. Most techniques rely on the
physical laws of rays. One  perhaps the best known  technique to create these pictures
is to do so-called backward ray tracing. Tracking rays from the light source to the camera
can be a computationally expensive task: It is not known, whether a ray hits the camera.
Instead, tracking rays from the camera to a light source is more promising. It provides
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Figure 7.16: Picture rendered with the Ray Tracer benchmark. It demonstrates diﬀerent
materials: The sphere has a mostly transparent refracting material, which also reﬂects the
lighting surface at the top of the scene. The tetrahedron has a diﬀuse green material and
the cylinder is reﬂecting red light. Taking a closer look at the shadow of the blue box reveals
that it is emitting blue light. Stochastic ray tracing enables lighting with surfaces, which
results in natural soft shadows and depth-of-ﬁeld which makes objects in the background
of this scene softly blurred.
a deterministic model to compute the color for a speciﬁc pixel in an image. Objects in
a scene are taking into account by applying the law of reﬂection in case of hit objects.
First ray tracers used empirical lighting and illumination models to approximate realistic
lighting. They were based on the recursive tracking of an originally single ray for each
pixel. Whenever a ray hits an object, the ray may split into several sub-rays: reﬂection,
diﬀuse illumination and transparency with optional refraction. The sub-rays are further
tracked and may recursively split to more sub-rays. A weighted sum of the colors computed
by the sub-rays results in the color of the pixel from which the original ray was initiated.
A more precise lighting model considers that an object hit by a ray is not only lit by a
single ray, e. g., the reﬂected ray. It is rather lit by many rays coming from light sources
 directly or indirectly, i. e., reﬂected by other objects. Thereby, the reﬂection of the ray
depends on the material. It may result in a perfect reﬂection according to the law of
reﬂection (the angle at which a ray is incident on the surface equals the angle at which
it is reﬂected) or in a diﬀuse reﬂection, i. e., light from all directions will aﬀect the color.
Conversely, computing the color of a ray that hits an object requires to sum up the color
of an inﬁnite number of sub-rays. An approximation of that color value can be done using
Monte Carlo integration [163, Chapter 11] which is also known as stochastic ray tracing.
It determines the color by summarizing the color of a ﬁnite number of randomly reﬂected
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rays. In addition, the colors of the reﬂected rays are weighted with a function depending
on the material. This function is called bidirectional reﬂectance distribution function
(BRDF) [163, Chapter 17] and describes the absorption of the material in dependence of
the incident and reﬂected ray. The approach to use a Monte Carlo integration provides
several advantages concerning programming and image quality.
Instead of recursively tracking a single ray, the Monte Carlo integration method uses
iterative accumulation of weighted rays to compute the color of a single pixel. Thereby,
the computation of a single ray starts at the origin of the camera, which is related to
path tracing as described by Shirly [163, Chapter 16]. The iterative formulation of the
ray tracing algorithm is a promising feature in the context of programming in synchronous
languages. Implementation of recursive algorithms in hardware description languages is a
non-trivial task [131], while the iterative ray tracing algorithm already has been used by
Schmittler et. al. in their SaarCOR ray tracer processor [155].
Many recursive ray tracers use point light sources with the phong shading model to
lighten a scene. In contrast, the Monte Carlo integration method allows to illuminate a
scene with light-emitting faces, which results in more realistic soft shadows. Therefore, it
only has to check whether a ray hits a light-emitting face, which can be easily done in the
ordinary collision check. Hence, there is no need for special handling of light sources which
is required in ray tracer using phong shading.
Stochastic ray tracing allows eﬀects like depth of ﬁeld [163, Chapter 14], [36] and motion
blur which occur in real photographs. The focus distance is the technical term of the
distance from the camera to objects that are in focus, i. e., objects that appear to be sharp
in the photograph. It is limited to a range which is called the depth of ﬁeld. This eﬀect
is created by using cameras with lenses. A lens captures light rays emitted from an object
at diﬀerent positions and diﬀracts it. Afterwards, these rays hit the sensor of the camera,
which records the color. Due to physical limitations, only rays coming from the focus
distance hit each other on the sensor, which is placed at the focal distance of the lens.
Light rays coming from an object that is placed at a closer or farther distance than the
focus distance hit diﬀerent points on the sensor, which ﬁnally causes the blurred appearing
of the object. The strength of the eﬀect, i. e., the depth of ﬁeld, is inversely proportional
to the size of the area, where light can enter the lens. Reducing the size of that area to an
inﬁnite small amount would result in a pinhole camera, where everything is in focus. The
physical process of recording an image with a camera takes time. As a result, if an object
moves during the recording time, the emitted light of that object will hit diﬀerent pixels
on the camera sensor. Similar to depth of ﬁeld, this will result in a blurred object.
Depth of ﬁeld in stochastic ray tracing is achieved by back-tracing rays from diﬀerent
points of a plane which represents the surface of the camera's lens. In particular, when
a path is going to be back-traced, a point on that plane is randomly chosen. The ray
must run through the focus point, i. e., the direction is implicitly given. The focus point
is determined by considering a pinhole camera and computing the point on the ray for the
actual pixel at the focus distance. Objects at focus distance will be hit by all rays. In
contrast, objects out of focus will only be hit by some rays, i. e., the color of the pixel will
be inﬂuenced by diﬀerent objects, which will ﬁnally cause the blurry appearance.
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Motion blur is not considered in our implementation. It can be implemented by adding
speed vector information to the basic geometry. When a ray has to be back-traced, the ray
tracer additionally choses a random value for the point of time. The actual geometry is
then determined by considering the basic geometry data and, in addition, the time value
and the speed vector information.
7.2 Evaluation Platforms
synthesis approaches
system task-based message passing OOO
Intel i5-750, 2.66GHz X X (PThreads) X
Intel 2x Xeon X5450, 3.0GHz X X
self-build cluster: 4x Raspberry Pi X (MPI)
700 MHz, model B, revision 2, 512MB RAM
Figure 7.17: List of hardware systems that were used to evaluate our approaches. The
right-hand side shows the approaches that have been evaluated on the respective platform.
The programs that were created using our synthesis tools have been evaluated on the
architectures given in Figure 7.17. While the Intel i5 computer represents a system that
can be found in the desktop domain, the dual Xeon system is a conﬁguration that can be
found in server and workstation equipment. The communication between cores on an i5
processor is completely done on the processor, which keeps the communication costs low. In
contrast, the dual Xeon X5450 communicates using the front-side bus, while newer versions
use the faster Intel quickpath interconnect (QPI). Hence, the communication between the
Xeon X5450 processors is quite expensive compared to on-chip communication. To this
end, the slow inter-processor communication results generally in lower speedups compared
to the single-chip multi-core processor. Both systems are used to evaluate the approaches
for SMP systems, i. e., the task-based and OOO execution. In addition, we use the i5 to
evaluate the message passing approach in SMP systems using PThreads.
The Raspberry Pi cluster is used to assess the message passing approach and its opti-
mizations. In these systems, communication is done over a network, which is much slower
compared to the communication on a single chip. Hence, the execution of our generated
applications in this systems will intensify the eﬀect of communication optimizations.
7.3 Results
This section discusses the benchmark results. We will consider the diﬀerent approaches and
diﬀerent concerns that are related to the respective approach. Table 7.1 shows the results
of the translation of SGAs to DPNs. In particular, the ﬁrst column gives the label of the
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benchmarks, the second column the respective (full) name. Column # SGAs prints the
number of actions contained in the synchronous system description. For all benchmarks, we
targeted a DPN size of 8 nodes, i. e., the partitioning targeted the creation of 8 partitions.
Since this is only a guide value, the actual size of the generated DPNs may diﬀer and is
given in the last column. Figures of the resulting DPNs have been added to the appendix
of this thesis (see Appendix A). These ﬁgures also show the scheduling dependencies, which
are the results of the structuring algorithm from Section 3.1.1. In most applications, we are
able to gain parallelism from the structured graph. This is mandatory to enable concurrent
execution using the task-based approaches from Chapter 3. In contrast, the DPN inter-
pretation allows concurrent execution of nodes with direct dependencies (e. g., node 0 and
node 1 in Figure A.11). Some graphs contain scheduling dependencies without an explicit
data dependency between the respective nodes, e. g., node 15 and node 16 of AudioSynth
(see Figure A.7). This is caused by scheduling strategies, which ensure correct execution
of delayed assignments without carrier variables (see Section 2.1.3).
The computational eﬀort for each node depends on the application, i. e., the overall
number of SGAs, and the actual behavior, i. e., the dependencies between the given set of
actions.
Table 7.1: Synthesis results
Benchmark Description # SGAs # nodes
ParMatMult(T=8, 16× 16) (parallel) matrix multiplication 517 10
ParMatMult(T=8, 32× 32) (parallel) matrix multiplication 2053 10
SeqMatMult(T=8, 16× 16) sequential matrix multiplication 84 11
SeqMatMult(T=8, 32× 32) sequential matrix multiplication 84 11
LUDecomp(T=8, 16× 16) LU decomposition 3916 7
LUDecomp(T=8, 32× 32) LU decomposition 21132 7
Sqrt(T=8, B=1024) square root 126 9
Delay(T=8, 200msec) signal delay 22 8
DFT(T=8) discrete fourier transform 1312 11
Pitchshift(T=8, 200msec) pitch shift 67 9
AudioSynth(T=8, C=16) modular audio synthesizer 9633 13
3D Transform(T=8) 3D geometry transformation 371 10
ImageScale(T=8) image scaler 10273 5
Mandelbrot(T=8, W=256) Mandelbrot Set 20785 9
FacilityR(T=8, H=400, W=2) facility renderer 3195 12
Ray Tracer(T=8, H=4, W=4) ray tracer 10599 13
Landscape(T=8, H=200, W=4) height ﬁeld renderer 950 9
Landscape(T=8, H=800, W=4) height ﬁeld renderer 950 9
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7.3.1 Task-Based (OpenMP, SmpSS)
For the benchmarks of the task-based approach, we partitioned all benchmarks into 8
tasks. The results of the i5-750 and 2xXeon system are printed in Table 7.2 and Table 7.3,
respectively. While some of our benchmarks are speeded up by the task-based execution,
others are signiﬁcantly slowed down, which was to be expected due to the low computa-
tional eﬀort in these benchmarks. We start with considering the benchmark results that
were made on the i5-750 system.
The parallel matrix multiplication (ParMatMult) was benchmarked in two diﬀerent
sizes: 16× 16 and 32× 32. While the former was slowed down by the task-based parallel
execution, the latter was accelerated on the i5-750 system by a factor of 1.91 using OpenMP
and 1.81 using SmpSS. Obviously, the break-point for acceleration is between the given
benchmark sizes. A similar behavior can be observed for the 2x Xeon system. The smaller
Table 7.2: Runtimes for task-based execution on i5-750. Times are given in seconds,
speedups are given in parenthesis. (2): Benchmark was not compiled.
Benchmark Seq. OpenMP SmpSS
ParMatMult(T=8, 16× 16) 11.06 12.40(0.89) 13.64(0.81)
ParMatMult(T=8, 32× 32) 108.44 56.76(1.91) 59.84(1.81)
SeqMatMult(T=8, 16× 16) 0.02 1.99(0.01) 1.06(0.01)
SeqMatMult(T=8, 32× 32) 0.01 1.01(0) 0.53(0.01)
LUDecomp(T=8, 16× 16) 14.76 20.47(0.72) 12.40(1.19)
LUDecomp(T=8, 32× 32) 52.32 50.58(1.03) 39.76(1.31)
Sqrt(T=8, B=1024) 21.67 30.04(0.72) (2)
Delay(T=8, 200msec) 0.44 6.21(0.07) 6.66(0.06)
DFT(T=8) 15.57 18.44(0.84) 18.75(0.83)
Pitchshift(T=8, 200msec) 0.59 23.41(0.02) 12.93(0.04)
AudioSynth(T=8, C=16) 9.30 11.07(0.84) 7.16(1.29)
3D Transform(T=8) 0.57 7.66(0.07) 12.91(0.04)
ImageScale(T=8) 10.71 13.37(0.80) 7.69(1.39)
Mandelbrot(T=8, W=256) 80.20 71.77(1.11) 51.66(1.55)
Landscape(T=8, H=200, W=4) 0.58 0.74(0.78) 0.90(0.64)
Landscape(T=8, H=800, W=4) 2.92 4.66(0.62) 6.06(0.48)
FacilityR(T=8, H=400, W=2) 233.43 488.54(0.47) (2)
Ray Tracer(T=8, H=4, W=4) 13.83 10.41(1.32) 8.45(1.63)
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variant is not accelerated, while ParMatMult 32×32 gains a speedup by a factor 3.31 using
OpenMP and 1.53 using SmpSS. Again, the break point for the acceleration of parallel
execution is reached between the given benchmark sizes. The OpenMP version of the
parallel matrix multiplication is generally faster than the SmpSS version, which is explained
by the scheduling of the nodes. OpenMP uses a static schedule, i. e., sequences of nodes are
simply written as a sequence of code, e. g., node 0 and node 1 in Figure A.1 are mapped to
a single sequence of instructions. In contrast, SmpSS uses dynamic scheduling and applies
its scheduling technique to all nodes. Hence, nodes with sequential dependencies require
additional scheduling overhead.
SeqMatMult, Delay, Pitchshift are considered as theoretical minimal examples to an-
alyze optimizations in Sections 7.3.2.1 and 7.3.2.2. Figures A.2, A.5 and A.8 show that
parallelism is available for these benchmarks. However, Figure 7.1 shows that these exam-
ples contain only a few actions, which results in a high scheduling overhead in the targeted
Table 7.3: Runtimes for task-based execution on 2x Xeon X5450. Times are given in
seconds, speedups are given in parenthesis. (2): Benchmark was not compiled.
Benchmark Seq. OpenMP SmpSS
ParMatMult(T=8, 16× 16) 14.39 14.06(1.02) 30.07(0.47)
ParMatMult(T=8, 32× 32) 110.63 33.37(3.31) 72.20(1.53)
SeqMatMult(T=8, 16× 16) 0.01 3.37(0) 2.68(0)
SeqMatMult(T=8, 32× 32) 0.01 1.71(0) 1.34(0)
LUDecomp(T=8, 16× 16) 17.71 24.02(0.73) 23.32(0.75)
LUDecomp(T=8, 32× 32) 59.59 60.24(0.98) 43.01(1.38)
Sqrt(T=8, B=1024) 18.17 38.40(0.47) (2)
Delay(T=8, 200msec) 0.56 10.30(0.05) 15.56(0.03)
DFT(T=8) 18.61 20.04(0.92) 28.15(0.66)
Pitchshift(T=8, 200msec) 0.69 41.58(0.01) 30.08(0.02)
AudioSynth(T=8, C=16) 10.41 18.61(0.55) 21.95(0.47)
3D Transform(T=8) 0.64 12.27(0.05) 31.14(0.02)
ImageScale(T=8) 10.53 12.62(0.83) 8.67(1.21)
Mandelbrot(T=8, W=256) 69.92 57.12(1.22) 90.81(0.76)
Landscape(T=8, H=200, W=4) 0.77 1.04(0.74) 1.77(0.43)
Landscape(T=8, H=800, W=4) 4.07 7.09(0.57) 13.03(0.31)
FacilityR(T=8, H=400, W=2) 264.92 634.50(0.41) (2)
Ray Tracer(T=8, H=4, W=4) 11.72 8.44(1.38) 16.93(0.69)
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APIs. As a result, these benchmarks are signiﬁcantly slowed down by the task-based
approach.
The LU decomposition shows a diﬀerent behavior: For both hardware systems, the
parallel execution of the smaller version (16×16) using OpenMP leads to a slow down and
the execution time of the larger version (32×32) stays close to the sequential execution. In
contrast, the generated SmpSS code accelerates the execution of both variants (16×16 and
32×32) on the i5 and the larger variant on the Xeon system. This is due to the structured
graph required by OpenMP. In particular, the fork-join execution model restricts available
parallelism due to the additional control dependencies (see Chapter 3). In contrast, SmpSS
gets full advantage of parallelism due to the data-ﬂow driven execution.
The Sqrt and FacilityR benchmarks require a C++ compiler because these applications
make use of classes (in the sense of object oriented C++ classes). Since SmpSS is restricted
to compilation of C code, these applications were only benchmarked for the OpenMP API.
Sqrt provides only few parallelism and its parallel execution results in a slow down due
to the overhead. Its use is found in our streaming approaches.
FacilityR and Landscape provide concurrency, which is not suﬃcient to create enough
load per partition. This results in programs, which are slower than the sequential execution
for both target architectures.
The DFT provides parallelism, which is however not enough to amortise the synchro-
nization overhead. This can be observed for both APIs.
AudioSynth, ImageScale and Mandelbrot gain a speedup using SmpSS for parallel ex-
ecution. The execution according to the data dependencies seems to allow better load-
balancing. The scheduling dependencies of the structured graph for OpenMP code genera-
tion correspond to the data dependencies of the DFG used for the SmpSS code generation.
We could not spot any diﬀerence between the explicit scheduling dependencies and the
data dependencies in the generated DPNs (see Figure A.7, A.10 and A.11). We believe
that the diﬀerence in the execution times is caused by the particular implementation of
these APIs.
3D Transform experienced an extreme slow down by the task-based execution. Similar
to SeqMatMult, Delay and Pitchshift, this is due to a low computational eﬀort of the
benchmark. After the computation of a transformation matrix, the application applies
only a 4 × 4 matrix multiplication to a vector per iteration. This benchmark is intended
for stream-based processing and becomes more interesting in our OOO execution.
Ray Tracer provides parallelism and enough computational eﬀort per partition to al-
low a speed-up using both APIs on the i5-750 and using OpenMP on the Xeon system.
The speedup using OpenMP exceeds 1.3 on both target architectures. The speedup using
SmpSS reaches a factor of 1.23 on the i5, while the execution on the Xeon system is slowed
down. We believe that the scheduling of nodes with sequential dependencies requires addi-
tional overhead in the execution using SmpSS. A similar eﬀect has already been observed
for ParMatMult.
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Figure 7.18: Times of the delay benchmark. It represents the idealized benchmark to
compare the performance of the array communication reduction approach to the unopti-
mized message passing approach. All plots show the execution times on the i5-750 sys-
tem. In particular, Plot and show the benchmarks without the optimization and
Plot and using the presented optimization algorithm.
7.3.2 Message Passing
Table 7.2 shows the results of the message passing approach with and without the presented
communication optimizations. In general, the execution times of the message passing
turned out to be higher than the execution times of the task-based execution. The insertion
of buﬀers to decouple the nodes in a given DPN allows to map each node to a thread, which
results in more parallelism on the one side and higher communication costs on the other
side. Despite of the higher degree of parallelism, the additional eﬀort to communicate
values of variables causes a slow down. To keep the execution times moderate, we reduced
the computational load by a factor of 10, e. g., by processing a smaller number of matrices
in the matrix multiplication or rendering a smaller number of pictures in the graphical
benchmarks.
Beside the implementation of our FIFO queue using the lock-free implementation from
Section 6.1, we also tested some benchmarks using the Intel TBB concurrent queue im-
plementation. The results are printed at the bottom of Table 7.2. They clearly conﬁrm
the usage of lock-free queues to implement DPN buﬀers. The lock-free variant provides a
signiﬁcant speedup of the light-weight communication in our DPNs: The speedup factors
in non-optimized message passing execution for the given applications are 4.84 for Par-
MatMult (16 × 16), 5.56 for ParMatMult (32 × 32), 3.97 for AudioSynth and over 8 for
both Landscape variants. The same eﬀect has been observed for the other benchmarks.
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7.3.2.1 Array Optimization
The eﬀect of communication costs of arrays can be seen for instance in Delay, AudioSynth,
Landscape and FacilityR on the i5-750 system.
SeqMatMult, Delay, Pitchshift, AudioSynth and Landscape include the processing of
large data sets with a low amount of data parallelism at the same time. This allows to
reduce the amount of communication using our array communication optimization.
We use Delay as a reference benchmark to analyze the approach. We tested diﬀerent
buﬀer sizes in this benchmark and measured the execution times in dependence of the
buﬀer size. The results for both queue implementations are plotted in Figure 7.18. One
can clearly see that the execution times for the unoptimized versions grows with the buﬀer
size. Despite of the constant amount of computational eﬀort, the communication eﬀort
increases proportional to the buﬀer size in the unoptimized versions. In contrast, the
execution times for the optimized versions are constant. The ﬁgure also conﬁrms the usage
of the lock-free queue implementation.
The same eﬀect can be observed for Landscape. The execution time increases drastically
with the size of the rendered picture. The optimization achieves a better speedup in the
execution of the large version (H=800) compared to the execution of the small version of
Landscape (H=200). The execution time of the optimized version increases with the size of
Landscape, which is to be expected: The computational eﬀort for larger pictures increases
and requires more computations.
FacilityR was expected to provide an improvement, too. However, the application of
the array optimization to this benchmark failed due to the memory requirements of the
optimization process.
Remaining applications are based on data parallelism. Roughly spoken, they always
need a complete communication of their data structures. Hence, they cannot be accelerated
by the array communication optimization approach. As a result, the execution time is the
same as for the unmodiﬁed version.
The results made on the Raspberry Pi cluster generally conﬁrm our results (see Ta-
ble 7.5). SeqMatMult and Landscape are signiﬁcantly accelerated by a factor of 1.9 and
14.75. We used a diﬀerent partitioning size for the Raspberry Pi cluster to better ﬁt the
architecture. The partitioning to larger tasks merged actions writing to the same array
for Delay and Pitchshift. Hence, these benchmarks were not aﬀected by the optimization.
AudioSynth did not ﬁnished in time on the cluster and is therefore not listed.
7.3.2.2 General Optimization
The general communication optimization presented in Section 4.3 is applicable to all kinds
of value communication between two nodes. Because the array optimization always leads
to the same or a better execution time for each benchmark, we applied the general commu-
nication reduction after the array communication reduction. The execution times of the
general communication optimization are printed in Table 7.4 for the i5-750 and Table 7.5
for the Raspberry Pi cluster. The speedups refer to the non-optimized version, i. e., the
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times in column array opt.. In addition, we measured the amount of communication
reduction of the benchmarks on the i5-750 (see Table 7.6).
The ﬁrst optimization level (column gco-1) applies the reduction as described in Sec-
tion 4.3.1.2, i. e., only if all variables occurring in γwr(x) and γrd(x, n) (without existential
quantiﬁcation) are known. The second level (column gco-2) applies existential quantiﬁ-
cation to the read and write guards as described in Section 4.3.1.3. The last level (column
gco-3) uses the reﬁnement from Section 4.3.2 which adds transports to get a more precise
guard evaluation, which in turn should reduce overall communication.
Table 7.6 clearly shows that the amount of data that has to be sent between nodes
in a DPN can be reduced with our approach. The reduction strongly depends on the
application and starts at about 1% and reaches up to 74.15%. The eﬀect on the execution
time depends on the respective application.
ParMatMult is implemented as a streaming application which computes the result of
a complete matrix multiplication per iteration of the program. In each step, the program
reads two matrices, calculates their product and sends it to the environment. As a con-
sequence, each action in this program will be involved into the calculation in each step,
making communication reduction nearly impossible. The sequential matrix multiplication
(SeqMatMult) calculates only one element of the result in each step. However, this in-
volves less actions in the program which are still executed in each step. Hence, the scope
of optimization in this program is very limited, too.
LUDecomp does a wavefront computation. The amount of computations and the num-
ber of modiﬁed variables depend on the iteration. Hence, the amount of communication
varies and allows a signiﬁcant reduction by up to 63.47%.
Sqrt, Delay, DFT, Pitchshift, AudioSynth, Landscape and Ray Tracer provide either a
high ratio of computation, or they already have been optimized by the array optimization.
This limits the general communication optimization for data values. Due to their complex-
ity, they require more control logic compared to the matrix multiplication. The control
logic provides more potential for communication reduction. Depending on the ratio of
communicated control values to data values, the overall communication reduction ranges
between 10% and 26%.
The most signiﬁcant speedup can be observed for 3D Transform. This benchmark pre-
computes a transformation matrix and applies a matrix-vector multiplication to a stream
of vectors. Only if the parameter for the transformation change, the transformation matrix
has to be recomputed and broadcast to other nodes in the DPN. These parameters are
rarely changed which leads to an eﬀective reduction of communication (at least 67%).
Finally, Mandelbrot behaves as ParMatMult. The application basically changes in each
iteration all values in the data structure that describes the state of the current Mandelbrot
set computation. In addition, the amount of control logic is low. Hence, the scope of
optimizations in this application is limited and reaches a maximum value of 5.96%.
The execution times (see Table 7.4) of our benchmarks depend on (1) the saved amount
of data transfers, which may be (2) reduced by the additional eﬀort of evaluating guards
that trigger data transfer. A third determining factor for the benchmark times are the
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remaining dependencies in a benchmark. Finally, the implementation of the communication
inﬂuences the communication reduction, too.
The benchmark runtimes obviously do not scale directly to the amount of saved data
transfers. This can be explained by Amdahl's law. In our case, this means that the
communication aﬀects only a part of the overall execution time, and as a result, the speedup
will be slower than the percental communication reduction. Moreover, the conditional
communication requires additional eﬀort to evaluate the guards, which may reduce the
eﬀect of communication reduction. In some applications, this leads to a slow down in the
execution. The light-weight communication using the lock-free queue seems to be faster
than the evaluation of guards in SeqMatMult (32× 32), Sqrt, Delay and AudioSynth. The
benchmarks that used the Intel TBB concurrent queue and our MPI benchmarks did not
show this eﬀect at all.
In speciﬁc cases, our approach can result in a DPN that provides more parallelism:
Dependencies in a synchronous DPN may restrict the schedule of nodes to a sequential
execution. While nodes in an unoptimized code eventually have to wait for availability of
data, the communication reduction of our optimization would temporarily allow to neglect
(some) dependencies, thereby allowing to ﬁre nodes earlier. Hence, we do not only reduce
communication but also gain more parallelism by allowing early evaluation. This can be
observed for 3D Transform which reaches a speedup of a factor greater than 6 on the
i5-750.
The MPI benchmark results printed in Table 7.5 conﬁrm the results on the SMP sys-
tems. Similarly, the MPI version of the 3D Transform benchmark performs best with a
speedup of a factor up to 2.81.
Results 171
Table 7.4: Runtimes for message-passing execution using PThreads on i5-750. Times are
given in seconds, the numbers in parentheses denote the speedup of array opt. to no
opt. execution and the speedup of gco to array opt. execution. (1): Benchmark was
not synthesized.
Optimization Level
Benchmark no opt. array opt. gco-1 gco-2 gco-3
(speedup) (speedup to array opt.)
PThreads Using Lock-Free Queue
ParMatMult(T=8, 16× 16) 13.38 14.31(0.93) 11.14(1.28) 11.36(1.25) 11.18(1.27)
ParMatMult(T=8, 32× 32) 50.47 50.64(0.99) 41.90(1.20) 41.08(1.23) 41.77(1.21)
SeqMatMult(T=8, 16× 16) 0.34 0.18(1.88) 0.17(1.05) 0.14(1.28) 0.14(1.28)
SeqMatMult(T=8, 32× 32) 7.89 3.88(2.03) 3.83(1.01) 4.34(0.89) 4.31(0.90)
LUDecomp(T=8, 16× 16) 5.43 5.97(0.90) 4.10(1.45) 4.09(1.45) 3.50(1.70)
LUDecomp(T=8, 32× 32) 13.21 13.38(0.98) 10.26(1.30) 9.93(1.34) 9.34(1.43)
Sqrt(T=8, B=1024) 4.44 3.98(1.11) 5.53(0.71) 6.34(0.62) 5.25(0.75)
Delay(T=8, 200msec) 25.89 0.51(50.76) 0.59(0.86) 0.58(0.87) 0.61(0.83)
DFT(T=8) 3.49 3.39(1.02) 2.93(1.15) 2.91(1.16) 2.64(1.28)
Pitchshift(T=8, 200msec) 5.79 0.99(5.84) 0.63(1.57) 0.61(1.62) 0.67(1.47)
AudioSynth(T=8, C=16) 120.20 25.93(4.63) 32.05(0.80) 34.38(0.75) 34.81(0.74)
3D Transform(T=8) 1.25 1.27(0.98) 0.21(6.04) 0.21(6.04) 0.21(6.04)
ImageScale(T=8) 1.16 1.17(0.99) (1) (1) (1)
Mandelbrot(T=8, W=256) 28.07 27.97(1.00) 28.01(0.99) 29.29(0.95) 27.99(0.99)
Landscape(T=8, H=200, W=4) 8.14 1.83(4.44) 1.69(1.08) 1.64(1.11) 1.73(1.05)
Landscape(T=8, H=800, W=4) 210.82 11.88(17.74) 10.18(1.16) 10.24(1.16) 10.61(1.11)
FacilityR(T=8, H=400, W=2) 908.89 (1) (1) (1) (1)
Ray Tracer(T=8, H=4, W=4) 5.99 6.02(0.99) 5.91(1.01) 6.03(0.99) 5.76(1.04)
PThreads Using Intel TBB Queue
ParMatMult(T=8, 16× 16) 64.78 64.51(1.00) 30.63(2.10) 30.81(2.09) 32.10(2.00)
ParMatMult(T=8, 32× 32) 280.77 278.38(1.00) 123.07(2.26) 120.75(2.30) 128.92(2.15)
AudioSynth(T=8, C=16) 477.45 187.35(2.54) 178.15(1.05) 187.59(0.99) 182.01(1.02)
Landscape(T=8, H=200, W=4) 67.15 11.84(5.67) 9.55(1.23) 9.52(1.24) 9.30(1.27)
Landscape(T=8, H=800, W=4) 1713.25 90.69(18.89) 70.44(1.28) 68.27(1.32) 69.39(1.30)
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Table 7.5: Runtimes for message-passing execution using MPI on Raspberry Pi Cluster. If
not explicitly given, time is measured in seconds. The numbers in parentheses denote the
speedup of array opt. to no opt. execution and the speedup of gco to array opt.
execution. (1): Benchmark was not synthesized. (2): Benchmark was not compiled.
Optimization Level
Benchmark no opt. array opt. gco-1 gco-2 gco-3
ParMatMult(T=4, 16× 16) 9.31 9.16(1.01) 8.90(1.02) 8.97(1.02) 8.60(1.06)
ParMatMult(T=4, 32× 32) (2) (2) (2) (2) (2)
SeqMatMult(T=4, 16× 16) 1.18h 0.62h(1.90) 0.61h(1.01) 0.57h(1.09) 0.58h(1.06)
SeqMatMult(T=4, 32× 32) (3) 17h 16.9h(1.01) 16.7h(1.02) 17.3h(0.96)
LUDecomp(T=4, 16× 16) 304.19 302.76(1.00) 161.78(1.87) 161.45(1.87) 133.00(2.27)
LUDecomp(T=4, 32× 32) (2) (2) (2) (2) (2)
Sqrt(T=4, B=1024) 411.34 412.42(0.99) 271.50(1.51) 274.32(1.50) 271.00(1.52)
Delay(T=4, 200msec) 41.43 41.42(1.00) 35.13(1.17) 34.66(1.19) 34.70(1.19)
DFT(T=4) 799.07 799.12(0.99) 703.01(1.13) 699.48(1.14) 687.01(1.16)
Pitchshift(T=4, 200msec) 62.63 62.88(0.99) 55.72(1.12) 55.83(1.12) 55.78(1.12)
3D Transform(T=4) 8.86 8.77(1.01) 6.53(1.34) 6.53(1.34) 3.11(2.81)
ImageScale(T=4) (2) (2) (2) (2) (2)
Mandelbrot(T=4, W=256) (2) (2) (2) (2) (2)
Landscape(T=4, H=200, W=4) 74.8h 5.1h(14.75) 4.65h(1.09) 4.5h(1.12) 4.6h(1.10)
FacilityR(T=4, H=400, W=2) (2) (1) (1) (1) (1)
Ray Tracer(T=4, H=4, W=4) (2) (2) (2) (2) (2)
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Table 7.6: Communication reduction in message-passing execution for T=8. Columns gco-
1, gco-2 and gco-3 denote the amount of communication reduction that was achieved
using the general communication reduction approach. (1): Benchmark was not synthesized.
Optimization Level
Benchmark gco-1 gco-2 gco-3
ParMatMult(T=8, 16× 16) 0.33% 0.33% 0.29%
ParMatMult(T=8, 32× 32) 0.09% 0.09% 0.08%
SeqMatMult(T=8, 16× 16) 1.68% 2.02% 2.02%
SeqMatMult(T=8, 32× 32) 0.45% 0.54% 0.54%
LUDecomp(T=8, 16× 16) 43.10% 43.10% 61.30%
LUDecomp(T=8, 32× 32) 38.64% 38.64% 63.47%
Sqrt(T=8, B=1024) 11.52% 11.52% 11.52%
Delay(T=8, 200msec) 26.09% 26.09% 26.09%
DFT(T=8) 1.12% 1.12% 16.34%
Pitchshift(T=8, 200msec) 11.33% 11.33% 11.33%
AudioSynth(T=8, C=16) 10.29% 11.21% 10.93%
3D Transform(T=8) 67.27% 67.27% 74.15%
ImageScale(T=8) (1) (1) (1)
Mandelbrot(T=8, W=256) 0.05% 1.40% 5.96%
Landscape(T=8, H=200, W=4) 14.95% 16.22% 16.22%
Landscape(T=8, H=800, W=4) 12.56% 13.17% 13.17%
Ray Tracer(T=8, H=4, W=4) 18.60% 19.06% 19.02%
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7.3.3 OOO Execution
Table 7.7 and Table 7.8 show the speedups of our benchmarks on the i5-750 and dual Xeon,
respectively. In contrast to [21], we used a diﬀerent partitioning size for the benchmarks
in this thesis. This allows us to compare the OOO approach to the preceding approaches.
In general, the diﬀerent partitioning size aﬀects only a few benchmarks, i. e., the OOO
execution leads for most benchmarks to the same behavior.
We start with considering the results that were made on the i5-750 system. In most
cases, the OOO approach can speed up the execution compared to in-order execution. A
strange eﬀect can be seen in ParMatMult (16× 16), 3D Transform (WS=16), ImageScale
and Landscape. All achieve a speedup that is higher than the number of cores. Actually,
we can only speculate about this: ﬁrst, the data alignment may be better in the OOO
execution, thereby enabling a better cache behavior in the processor. Second, although the
Table 7.7: Runtimes for OOO execution with and without speculation on i5-750. Times
are given in seconds, speedups are given in parenthesis. (2): Benchmark was not compiled.
OOO OOO-Spec
Benchmark IO WS=8 WS=16 WS=8 WS=16
ParMatMult(T=8, 16× 16) 3.57 0.58(6.15) 0.56(6.37) 0.61(0.95) 0.61(0.91)
ParMatMult(T=8, 32× 32) 12.50 3.26(3.83) 3.26(3.83) 3.29(0.99) 3.24(1.00)
SeqMatMult(T=8, 16× 16) 0.17 0.13(1.30) 0.13(1.30) 0.07(1.85) 0.07(1.85)
SeqMatMult(T=8, 32× 32) 2.22 1.25(1.77) 1.23(1.80) 0.60(2.08) 1.01(1.21)
LUDecomp(T=8, 16× 16) 11.83 11.28(1.04) 14.24(0.83) 11.16(1.01) 6.79(2.09)
LUDecomp(T=8, 32× 32) 21.59 20.78(1.03) 25.13(0.85) 22.94(0.90) 23.29(1.07)
Sqrt(T=8, B=1024) 7.87 8.52(0.92) 8.92(0.88) 3.02(2.82) 3.11(2.86)
Delay(T=8, 200msec) 5.01 3.59(1.39) 3.63(1.38) 1.93(1.86) 3.42(1.06)
DFT(T=8) 3.90 3.38(1.15) 3.43(1.13) 1.91(1.76) 1.92(1.78)
Pitchshift(T=8, 200msec) 2.42 2.76(0.87) 2.81(0.86) 1.15(2.40) 0.98(2.86)
AudioSynth(T=8, C=16) 34.51 41.58(0.82) 41.67(0.82) 36.08(1.15) 32.90(1.26)
3D Transform(T=8) 2.20 1.10(2.00) 0.52(4.23) 0.34(3.23) 0.31(1.67)
ImageScale(T=8) 4.13 0.30(13.76) 0.28(14.75) (2) (2)
Mandelbrot(T=8, W=256) 24.75 22.76(1.08) 22.77(1.08) 22.06(1.03) 20.66(1.10)
Landscape(T=8, H=200, W=4) 4.89 0.84(5.82) 0.83(5.89) 0.87(0.96) 0.87(0.95)
Landscape(T=8, H=800, W=4) 34.16 6.40(5.33) 6.26(5.45) 8.08(0.79) 8.76(0.71)
FacilityR(T=8, H=400, W=2) 144.54 97.57(1.48) 97.65(1.48) (2) (2)
Ray Tracer(T=8, H=4, W=4) 8.00 7.16(1.11) 7.03(1.13) 8.07(0.88) 10.70(0.65)
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in-order DPN execution is parallel, it is likely that the communication overhead is larger
than the communication overhead of the OOO execution. Despite of the great result, we
consider this as a success by accident because the results are not reﬂected by the dual Xeon
system.
Moreover, we used diﬀerent window sizes for the benchmarks to analyze its eﬀect on
the execution time. On the one hand, a larger window size contains more tasks, and
therefore, it promises more independent tasks, i. e., more parallelism. On the other hand,
the additional memory requirements could result in a reduced cache performance of the
processor. Only a few benchmarks have been aﬀected by the given window sizes. While
3D Transform was able to gain a signiﬁcant beneﬁt of a larger window size, LUDecomp
is slowed down. In some additional preliminary benchmarks with a window size of 32
Table 7.8: Runtimes for OOO execution with and without speculation on 2x Xeon X5450:
speedups are given in parenthesis. (2): Benchmark was not compiled.
OOO OOO-Spec
Benchmark IO WS=8 WS=16 WS=8 WS=16
ParMatMult(T=8, 16× 16) 5.15 2.77(1.85) 2.87(1.79) 2.45(1.13) 2.22(1.29)
ParMatMult(T=8, 32× 32) 11.15 5.23(2.13) 5.01(2.22) 4.91(1.06) 5.29(0.94)
SeqMatMult(T=8, 16× 16) 0.20 0.15(1.33) 0.16(1.25) 0.43(0.34) 0.43(0.37)
SeqMatMult(T=8, 32× 32) 1.88 1.61(1.16) 1.55(1.21) 7.63(0.21) 8.96(0.17)
LUDecomp(T=8, 16× 16) 5.50 6.08(0.90) 8.42(0.65) 8.25(0.73) 14.11(0.59)
LUDecomp(T=8, 32× 32) 8.97 10.03(0.89) 11.64(0.77) 15.02(0.66) 22.99(0.50)
Sqrt(T=8, B=1024) 4.00 4.15(0.96) 4.05(0.98) 4.82(0.86) 5.53(0.73)
Delay(T=8, 200msec) 5.09 5.09(1.00) 5.07(1.00) 13.57(0.37) 20.09(0.25)
DFT(T=8) 4.02 3.57(1.12) 3.58(1.12) 4.90(0.72) 5.46(0.65)
Pitchshift(T=8, 200msec) 4.65 3.19(1.45) 3.13(1.48) 4.99(0.63) 5.78(0.54)
AudioSynth(T=8, C=16) 38.70 35.75(1.08) 36.25(1.06) 75.21(0.47) 136.16(0.26)
3D Transform(T=8) 2.82 2.05(1.37) 1.49(1.89) 3.00(0.68) 1.77(0.84)
ImageScale(T=8) 1.57 0.39(4.02) 0.31(5.06) 0.52(0.75) 0.37(0.83)
Mandelbrot(T=8, W=256) 11.40 10.94(1.04) 11.18(1.01) 21.24(0.51) 24.83(0.45)
Landscape(T=8, H=200, W=4) 3.54 1.80(1.96) 1.74(2.03) 3.11(0.57) 3.18(0.54)
Landscape(T=8, H=800, W=4) 33.96 18.50(1.83) 18.32(1.85) 26.28(0.70) 56.76(0.32)
FacilityR(T=8, H=400, W=2) 110.96 80.74(1.37) 73.92(1.50) (2) (2)
Ray Tracer(T=8, H=4, W=4) 3.24 3.25(0.99) 3.27(0.99) 17.94(0.18) 20.12(0.16)
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Table 7.9: Speculation hit ratio for OOO execution with speculation on i5-750.
#Task #Tasks Speculated
Benchmark Executed
∑
correct too late wrong
ParMatMult(T=8, 16× 16, WS=8) 900037 8099 69.38% 30.29% 0.33%
ParMatMult(T=8, 16× 16, WS=16) 900069 3355 34.72% 24.23% 41.04%
ParMatMult(T=8, 32× 32, WS=8) 900048 864 64.70% 34.49% 0.81%
ParMatMult(T=8, 32× 32, WS=16) 900064 49 69.39% 14.29% 14.29%
SeqMatMult(T=8, 16× 16, WS=8) 46269 16216 32.90% 9.13% 56.48%
SeqMatMult(T=8, 16× 16, WS=16) 46295 16753 16.40% 3.13% 79.13%
SeqMatMult(T=8, 32× 32, WS=8) 348518 32022 27.96% 40.23% 31.34%
SeqMatMult(T=8, 32× 32, WS=16) 348526 58720 27.10% 10.05% 62.17%
LUDecomp(T=8, 16× 16, WS=8) 687017 51942 15.37% 21.52% 63.10%
LUDecomp(T=8, 16× 16, WS=16) 937379 347774 35.74% 5.41% 58.85%
LUDecomp(T=8, 32× 32, WS=8) 259599 37600 10.45% 10.86% 78.68%
LUDecomp(T=8, 32× 32, WS=16) 314160 85459 19.44% 4.52% 76.04%
Sqrt(T=8, B=1024, WS=8) 358808 107720 38.68% 9.01% 18.85%
Sqrt(T=8, B=1024, WS=16) 364227 117868 26.20% 9.98% 52.97%
Delay(T=8, 200msec, WS=8) 350037 22891 0.00% 99.98% 0.02%
Delay(T=8, 200msec, WS=16) 350038 50489 2.71% 28.25% 69.04%
DFT(T=8, WS=8) 550023 268659 73.36% 4.95% 21.69%
DFT(T=8, WS=16) 550035 278618 63.74% 4.29% 31.97%
Pitchshift(T=8, 200msec, WS=8) 1000019 92945 34.69% 34.12% 31.18%
Pitchshift(T=8, 200msec, WS=16) 1000088 76391 28.01% 36.61% 35.38%
AudioSynth(T=8, C=16, WS=8) 2160932 78768 0.16% 39.22% 60.62%
AudioSynth(T=8, C=16, WS=16) 2160940 189073 0.10% 22.86% 77.04%
3D Transform(T=8, WS=8) 1000019 43811 45.62% 34.16% 20.21%
3D Transform(T=8, WS=16) 1000055 16055 44.46% 28.81% 26.73%
Mandelbrot(T=8, W=256, WS=8) 467260 160290 52.83% 8.76% 38.41%
Mandelbrot(T=8, W=256, WS=16) 467335 191333 37.15% 6.81% 56.04%
Landscape(T=8, H=200, W=4, WS=8) 516835 46270 35.91% 33.18% 30.91%
Landscape(T=8, H=200, W=4, WS=16) 516923 46407 34.27% 12.23% 53.50%
Landscape(T=8, H=800, W=4, WS=8) 4166635 55354 0.25% 99.71% 0.03%
Landscape(T=8, H=800, W=4, WS=16) 4166723 74848 9.00% 74.12% 16.87%
Ray Tracer(T=8, H=4, W=4, WS=8) 162545 94988 6.82% 3.64% 85.01%
Ray Tracer(T=8, H=4, W=4, WS=16) 162553 126279 2.00% 0.54% 93.23%
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(WS=32), we observed that for most benchmarks the performance is decreased, which
conﬁrms the negative eﬀect of a large window size on the cache behavior.
The OOO execution on the system with Xeon processors leads also to a speedup for
most of the applications. Other benchmarks, in particular Delay, Mandelbrot and Ray
Tracer, are nearly unaﬀected by the OOO execution. LUDecomp is the only benchmark
that is slowed down. In general, the speedups are smaller compared to the single processor
quad core. This version of the Xeon processor communicates using the front-side bus, while
newer versions use the faster QPI interconnect. Hence, the communication between these
processors is quite expensive compared to on-chip communication. To this end, the slow
inter-processor communication makes the scheduling of new tasks expensive and results in
lower speedups.
7.3.3.1 Speculation
Our speculative approach that was presented in Section 5.2 was implemented using the
speculation method described in Section 5.2.1.2: Depending on the type of the variable
the speculation either uses a default value for event variables or a value from the preceding
iteration for memorized variables. Since this results in uniquely determined values, we
restricted the number of speculations to one.
Results of the OOO execution with speculation are printed in Table 7.7 for the i5-
750 system and in Table 7.8 for the dual Xeon system. The speedup of the speculative
approach refers to the non-speculative OOO execution. In addition to the runtimes of the
benchmarks, Tables 7.9 and 7.10 show the hit ratio statistics for the speculative execution
on the i5-750 and dual Xeon system, respectively. Column #Task Executed denotes the
number of actual tasks that have been executed. The remaining columns show the number
of speculative executions. Percentages denote correct speculations, speculations that
have not been ﬁnished before the actual execution was started, and wrong speculations.
The remaining percentages denote the speculations that were canceled due to invalid inputs.
The framework for our speculative OOO execution (OoOSpec) of DPNs in software
still provides potential for optimizations. For instance, we used a single task queue which
becomes a bottleneck in many-core systems. This can be improved by using work stealing
algorithms [35]. We ignored these optimizations so far because the framework is considered
as a starting point for further research. Hence, it should be kept readable and simple to
enable easy integration of future ideas. As a result, the benchmark results should not be
considered as an upper limit for our approach.
The execution time of ParMatrixMult (16× 16) with OOO-Spec is slowed down com-
pared to the execution time with the OOO approach. Despite of the high degree of paral-
lelism, the hit ratio statistic shows that workers still come to the point where a speculation
is triggered. For this benchmark the number of speculations is relatively low and most of
these speculations come too late. As a result, this causes a small overhead. Since the OOO
approach already achieved a very high speedup, we did not consider the slightly slower
execution as an issue. The larger variant of ParMatrixMult (32× 32) is approximately as
fast as the non-speculative variant. The low number of speculations implies that the uti-
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lization of the i5 seems to be better for this variant, which results in no signiﬁcant change
of the execution time.
SeqMatrixMult computes only one element of the target matrix per iteration. For
that reason, this benchmark does not provide the same trivial parallelism as its parallel
implementation. This results in more cores that can do speculative task executions. The
hit rate for this application is at least 16% and reaches up to 32.9%. Although all variants
are sped up on the i5 (up to a factor of 2.08), the speedup does not scale proportional to
the successful speculations. We believe that cache eﬀects in combination with the diﬀerent
matrix and CBS window sizes cause these variances.
LUDecomp (16×16) gains are speedup of 2.09 for the execution with the larger window
size (WS = 16). The speculative execution of this variant results in a signiﬁcant higher
number of speculations with a higher hit rate. The large version provides tasks with higher
computational eﬀort which leads to less idle cores. Hence, the number of speculations for
the large version of LUDecomp is generally lower. Moreover, the hitrate is lower, too.
This results in a slightly lower execution for WS = 8 and a slightly faster execution for
WS = 16, which has a higher number of successful speculations than the execution for
WS = 8.
Sqrt results in a good hit ratio (> 26%) with a high speedup (> 2.86). The iterative
approximation of the square root of a random number basically allows only two possibilities.
This controls most of the actions in this benchmark, which allows a high hit ratio. The
probability to make a wrong guess doubles with each iteration step into the future. Thus,
the miss rate for the execution with WS = 16 increases drastically, but still results in a
similar speedup as the execution with WS = 8.
Delay, Pitchshift and AudioSynth strongly depend on the input data, and the specula-
tion results for all applications in a high miss rate. As a result, the smart task selection
iteratively reduces the interval for speculative task selection to zero. The speculation is
ﬁnally deactivated, which leads to a low count of speculative task executions. Hence,
one would expect a speedup close to 1.0. At that point, it is not clear why the execu-
tion using the speculative approach results in speedups of 1.86 (Delay,WS=8), > 2.40
(Pitchshift,WS=8 and WS=16) and > 1.15 (AudioSynth,WS=8 and WS=16). We believe
that the light-weight tasks of these benchmarks result in a high access rate for the single
task queue, which results in a bottleneck in non-speculative OOO execution as described
at the beginning of this section. The speculative OOO execution uses a diﬀerent method
to get a token from the queue, which may be the reason for a reduction of synchronization
overhead and the measured speedup.
DFT allows a high degree of parallelism in each iteration, but not across the iterations.
Therefore, the OOO execution is not able to signiﬁcantly accelerate the in-order execution.
Nevertheless, the control-ﬂow for this application is trivial and can be perfectly speculated.
The speculative execution achieves a high count of speculatively executed tasks with a high
hit ratio, which leads to a speedup of ≥ 1.76.
3D Transform can be accelerated by the speculative approach. Despite of the low
number of speculative task executions, the speculation is able to give a signiﬁcant speedup
in the execution of 3D Transform. This is explained by the usage of a transformation
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matrix that is rarely changed, and therefore, it does not have to be communicated to other
tasks. Hence, tasks depending on this matrix can be started earlier. This conﬁrms the
eﬀectiveness of the motivation by false dependencies (see Section 5.2.1.1). Note that the
message passing execution with general communication optimization (see Section 7.3.2.2)
led to a speedup that was due to the same fact.
The speculation in Mandelbrot is quite successful regarding the hit rate. Nevertheless,
the initialization phase to start a speculation is quite expensive regarding memory band-
width. Although the results of the speculations are computed in time, i. e., not too late,
the allocation and copy process seem to need additional bandwidth. Thus, the specula-
tive execution is slower than the non-speculative OOO execution, but still faster than the
in-order execution.
The speculative execution of the small variant of Landscape generator (H = 200) results
in a speedup of a factor close to 1.0. The overhead for speculation seems to slightly exceed
the beneﬁt of successful speculation. In contrast, the speculative execution of the larger
variant results in a slow down. The larger data sets used in this benchmark lead to an
additional overhead in the initialization phase of a speculation. For that reason, nearly all
speculations arrive too late and simply lead to an overhead without any beneﬁt. According
to our log ﬁles, speculation for Landscape (H = 800) has been completely deactivated. A
longer execution of the speculative variant will likely result in the same speed as the non-
speculative OOO execution.
We get a very high amount of speculative task executions for the Ray Tracer bench-
mark. The miss rate of the speculation is very high, which is likely due to the random
numbers used in many computations of the stochastic algorithm. Hence, the speculation
introduces a signiﬁcant overhead without beneﬁt, which results in a slow down of the spec-
ulative execution. In contrast to Landscape, the execution did not reach the state to stop
speculation. We expect that a longer run would completely deactivate the speculation and
end up with a similar execution speed as the non-speculative execution.
On the i5 system, most benchmarks can be further sped up using our speculation
approach. The average speedup compared to the OOO execution is 1.71 (WS = 8) and
1.59 (WS = 16). Except for Landscape (H=800) and Ray Tracer, the applications are
either sped up or stay close to the execution time of the OOO approach. According to the
log ﬁles of the speculative execution, Landscape (H=800) already turned oﬀ speculation
and Ray Tracer is likely to turn it oﬀ in a longer run. Hence, these benchmarks would
continue their execution with the same speed as the non-speculative version.
In contrast, the speculative execution on the Xeon system results in a slow down for
all benchmarks but ParMatMult. As already mentioned, the inter-processor connection is
slower than the one of the i5. Although a speculation is only triggered for idle cores, the
speculative execution of a task still requires memory bandwidth to initialize a structure to
store its results. The additional eﬀort to initialize this structure impairs the concurrent
execution of actual tasks. We assume that this eﬀect is exaggerated by the higher number
of cores that can speculate in the Xeon system. Moreover, this system shows that the
hit rate for speculative execution is not a guarantee for a speedup. Handling these issues
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remains to be done, for instance by limiting the number of workers that are allowed to
execute speculative tasks.
We believe that the performance of the speculation approach may be generally increased
by taking locally cached data into account. In particular, if we had knowledge about
the cached data in a processor, we could consider this information in the task selection
algorithm. Selecting tasks for speculation whose data is already in cache would eventually
reduce accesses to the shared memory. Hence, this would leave more memory bandwidth
to actual task executions.
In general, the hit ratio statistics for the benchmarks show that the hit ratio is quite
high (see Tables 7.9 and 7.10). Note that this is not due to good speculation about input
values, but due to dynamically adapting the selection of tasks which prefers tasks with a
high hit ratio. The targeted hit ratio is controlled by two threshold values as explained
in Section 5.2.4. The adaptive selection always starts with an optimistic initialization,
i. e., tasks for speculation are taken from the complete CBS. The adaption is done using
speculations and checks of speculations. The more speculations are made for an application,
the higher the hit ratio becomes. This can be observed for many benchmarks, e. g., for
DFT and Mandelbrot. Some applications do not allow successful speculations due to
unpredictable behavior. Speculative execution of these applications will lead to a non-
speculative execution after a couple of miss-speculations.
An expected, but still interesting observation is the relationship between window size
and hit ratio. A larger window size allows one to do speculations in a more distant future.
As explained in Section 5.2.4, the number of known values in the CBS decreases with the
distance to the CBS head. Hence, the probability of bad speculations becomes then higher.
This is conﬁrmed by all benchmarks on both systems. Moreover, an inverted eﬀect can be
observed for speculations that come too late. The probability density of selecting a task for
speculation which will be too late depends on the application, the node and the distance
to the CBS head. The selection algorithm which selects a task for speculation, is based on
a random selection and has a uniform probability distribution in the range of the CBS size.
As a result, if the window size of the CBS is increased, the lower the probability becomes
that a task is selected that comes too late, and the higher the probability becomes that
input values for a task are missing, i. e., the risk for bad speculation rises.
The re-usability of speculations as described in Section 5.2.3 has not been implemented,
yet. This work and its analysis remains to be done. Moreover, an integration into the smart
task selection (see Section 5.2.4) is desirable because it will continue the idea of dynamic
execution and adapation.
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Table 7.10: Speculation hit ratio for OOO execution with speculation on 2x Xeon X5450.
#Task #Tasks Speculated
Benchmark Executed
∑
correct too late wrong
ParMatMult(T=8, 16× 16, WS=8) 900052 116615 32.46% 17.84% 49.70%
ParMatMult(T=8, 16× 16, WS=16) 900093 75957 10.75% 6.31% 82.94%
ParMatMult(T=8, 32× 32, WS=8) 900046 42525 33.98% 33.75% 32.28%
ParMatMult(T=8, 32× 32, WS=16) 900078 34527 21.82% 12.94% 65.24%
SeqMatMult(T=8, 16× 16, WS=8) 46269 36911 24.56% 0.11% 73.91%
SeqMatMult(T=8, 16× 16, WS=16) 46286 36953 12.50% 0.01% 86.10%
SeqMatMult(T=8, 32× 32, WS=8) 348500 226207 54.58% 8.13% 36.77%
SeqMatMult(T=8, 32× 32, WS=16) 348517 265902 29.85% 2.09% 67.33%
LUDecomp(T=8, 16× 16, WS=8) 687117 173089 23.81% 8.62% 67.56%
LUDecomp(T=8, 16× 16, WS=16) 936494 462942 35.57% 3.31% 61.12%
LUDecomp(T=8, 32× 32, WS=8) 259564 52807 9.07% 16.65% 74.27%
LUDecomp(T=8, 32× 32, WS=16) 314069 114282 16.56% 4.95% 78.49%
Sqrt(T=8, B=1024, WS=8) 358925 169642 29.78% 6.09% 59.07%
Sqrt(T=8, B=1024, WS=16) 364358 244948 20.02% 1.99% 76.66%
Delay(T=8, 200msec, WS=8) 350030 116146 12.26% 23.67% 64.06%
Delay(T=8, 200msec, WS=16) 350033 206396 3.39% 6.65% 89.96%
DFT(T=8, WS=8) 550033 352467 68.69% 3.71% 27.60%
DFT(T=8, WS=16) 550037 400701 53.75% 2.11% 44.14%
Pitchshift(T=8, 200msec, WS=8) 1000046 253658 39.86% 9.95% 50.19%
Pitchshift(T=8, 200msec, WS=16) 1000088 365426 17.61% 2.98% 79.42%
AudioSynth(T=8, C=16, WS=8) 2160941 348605 0.17% 13.07% 86.75%
AudioSynth(T=8, C=16, WS=16) 2160947 975634 0.11% 7.48% 92.41%
3D Transform(T=8, WS=8) 1000060 528059 46.69% 8.69% 44.63%
3D Transform(T=8, WS=16) 1000125 279255 30.86% 8.69% 60.45%
ImageScale(T=8, WS=8) 40019 8696 10.83% 72.08% 17.09%
ImageScale(T=8, WS=16) 40056 6893 27.61% 32.71% 39.68%
Mandelbrot(T=8, W=256, WS=8) 467260 271083 32.79% 6.86% 60.35%
Mandelbrot(T=8, W=256, WS=16) 467340 334828 22.08% 2.29% 75.63%
Landscape(T=8, H=200, W=4, WS=8) 516835 118026 33.16% 41.46% 25.38%
Landscape(T=8, H=200, W=4, WS=16) 516923 106172 34.25% 26.40% 39.34%
Landscape(T=8, H=800, W=4, WS=8) 4166635 149226 10.92% 73.77% 15.30%
Landscape(T=8, H=800, W=4, WS=16) 4166723 467269 27.17% 30.78% 42.04%
Ray Tracer(T=8, H=4, W=4, WS=8) 162545 122782 6.04% 2.38% 87.30%
Ray Tracer(T=8, H=4, W=4, WS=16) 162553 132608 1.12% 0.02% 94.97%
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Chapter 8
Summary and Conclusions
The manifoldness of parallel hardware architectures and diﬀerent programming models,
and the need to abstract from hardware details to allow programmers to focus on the func-
tionality of a system endorse the model-based approach of development. This is supported
by synchronous languages, which abstract from communication costs.
This thesis considered the creation of parallel software from SGAs without any user-
interaction. We have shown that the translation of the SGAs to DPNs as a further inter-
mediate format provides (1) a well-known format to create distributed parallel software,
and (2) the ability of OOO execution due to the synchronous MoC of the source.
In Chapter 3, we presented a method to derive a structured graph to execute a set of
SGAs according to their dependencies. This is necessary to meet the execution model of
OpenMP. In general, the task-based execution is very attractive because it already provides
an abstraction from the actual available hardware. However, parallelism must be explicitly
indicated by the programmer, which makes analysis and resolution of dependencies between
parallel code mandatory. A slightly diﬀerent approach is provided by SmpSS. It allows a
more appropriate execution model of SGAs, i. e., the execution of tasks according to their
dependencies. The need for the complex structuring algorithm will likely be dispensable
because both APIs are going to be merged to OmpSS [8]. Both targets are restricted to
SMP systems. The created code for both targets is only capable of exploiting parallelism
in a single iteration, i. e., parallelism across several iterations is not considered.
Chapter 4 introduces the translation of SGAs to DPNs to gain more parallelism and
more ﬂexibility with respect to the targeted architecture. The basic idea is to decouple
tasks from the previous approach by inserting FIFO buﬀers. Nodes can then be mapped
to diﬀerent processing units, e. g., processors in distributed memory systems. While the
approach in Chapter 3 is restricted to SMP architectures, the synthesis of DPNs allows the
execution in clusters, e. g., using MPI. The additional ﬂexibility with respect to the target
architecture comes with additional communication costs. The original synchronous MoC
is reﬂected in the created DPNs: nodes have to consume and produce exactly one token
in each iteration. We addressed this issue in Section 4.2 and 4.3. While the former tackles
the reduction of costs introduced by redundant array communication, the latter considers
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the general reduction based on the idea to communicate a value only if it is changed and
needed.
An execution model for OOO execution is presented in Chapter 5. The idea is inspired
by processor design and considers to concurrently ﬁre a node in a synchronous DPN.
Varying computational eﬀort of these iterations may lead to out-of-order arrival of results.
Instead of reordering the outputs of a node, we centralize all buﬀers into a global ring
buﬀer (CBS). Out-of-order arrival of tokens may then trigger the iterations of other nodes
out-of-order. This provides several advantages: (1) The task-based model allows us to
use light-weight tasks, which abstracts from the hardware. (2) We gain more parallelism,
particularly over the iterations of a node, and (3) we get a better load-balancing.
In consequence of the inspiration by hardware design, we added speculation to the
OOO execution. This is motivated by two diﬀerent characteristics: Similar to the general
communication optimization (see Section 4.3), we assume that a value is not always re-
quired for a computation. Hence, an execution may start before all its required inputs are
available. Second, a value is not always modiﬁed, i. e., the input value for the execution
of a task may be left unmodiﬁed by the respective producer. This is encouraged by the
usage of Boolean variables that are introduced in the compilation of synchronous programs
to build the control-ﬂow. This is basically necessary to activate the correct actions in a
macro step of a synchronous program.
In Chapter 6, we discussed some general implementation details in parallel programming
which have particular uses in this thesis. For instance, DPNs use buﬀers where the writer
and reader of each buﬀer is uniquely determined. Moreover, writes to and reads from a
queue are done in short intervals. This allows us to optimize a concrete implementation to
use spinlocks instead of semaphores.
All presented approaches have been implemented and evaluated in Section 7. We have
shown that our applications were eﬀectively executed on diﬀerent parallel architectures,
e. g., in cluster architectures with distributed memory. Approaches to reduce communica-
tion eﬀort have been successfully applied and improved the execution time.
Our OOO execution improves the parallel execution on SMP architectures compared
to task-based in-order execution. Hence, the dynamic and concurrent execution of several
iterations of a single node in a synchronous DPN was successful. In addition, the idea of
adding speculation to the OOO execution was able to improve some of the applications.
The eﬀect of the partitioning strongly depends on many parameters: the application,
its partitioning and the target architecture. Therefore, we use a dynamic adaption that
basically deactivates the speculation in case of too many miss-speculations. The diﬀerent
results on similar architectures, i. e., Intel x86 architectures, conﬁrm our big goal to provide
dynamic execution models.
Beside the presented approaches and their implementations, there remains work to
be done. The integration of partitioning tools and their eﬀect on the results remain to be
examined. More important, memory architectures, particularly weak memory models, have
been roughly considered in this work. They allow the design of more eﬃcient hardware,
but require careful programming due to their subtle behavior.
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Parallel computing is a wide research area. It is very hard to cover everything in
the world of parallel computing. There is a large gap between a convenient and ﬂexible
programming model and an implementation for particular hardware. Most of the research
and implementations done in this thesis starts from the former side to close this gap. On
the other side, APIs provide an abstraction from hardware, which allows a convenient
creation of parallel code. To this end, the steadily growing complexity of both, newly
designed systems and targeted hardware architectures, and the steadily rising variety in
hardware design makes the development of compilers an interesting challenge.
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Figure A.1: Generated DPN for ParMatMult (16× 16) and ParMatMult (32× 32)
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Figure A.2: Generated DPN for SeqMatMult (16× 16) and SeqMatMult (32× 32)
0
1
34
7
8
F
6
J
Figure A.3: Generated DPN for LUDecomp (16× 16) and LUDecomp (32× 32)
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Figure A.4: Generated DPN for Sqrt
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Figure A.5: Generated DPN for Delay
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Figure A.6: Generated DPN for DFT
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Figure A.7: Generated DPN for AudioSynth
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Figure A.8: Generated DPN for Pitchshift
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Figure A.9: Generated DPN for 3D Transform
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Figure A.10: Generated DPN for ImageScale
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Figure A.11: Generated DPN for Mandelbrot
209
0
1
2
4 5
7 8
9 10
12
14
F
F
J
J
15
Figure A.12: Generated DPN for FacilityR
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Figure A.13: Generated DPN for Ray Tracer
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Figure A.14: Generated DPN for Landscape (H=200) and Landscape (H=800)
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